

# NeuroCube: Low-Power Reconfigurable Neuromorphic Architecture Using Hybrid Memory Cube

## Abstract

*This document serves as a sample for submissions to MICRO 2014. We provide some guidelines that authors should follow when submitting papers to the conference.*

## References

- [1] K. Flautner *et al.*, "MICRO'47 Conference Site," 2014. Available: <http://www.microarch.org/micro47/>

## 1. Introduction

THIS PART IS FOR INTRODUCTION

1. Machine Learning is important application in RMS (Recognition/Mining/Synthesis)
2. However, it's impossible to operate current ML techniques in embedded system due to massive computation
3. As demands for ML in embedded system such as IoT/Mobile platform increases, low-power and high power-efficiency ML is required
4. Therefore, Specific Architecture for ML is required which is better than General Purpose Micro-Arch such as CUDA
5. Deep Learning Network: composed of multiple different type of NN is powerful tool in ML
6. To operated diff. NNs with single ASIC, Reconfigurability is important in Neuromorphic Architecture

## 2. Previous Work

text

### 2.1. Neural network for machine learning

text

### 2.2. Neuromorphic hardware implementation

text

## 3. Reconfigurable Neuromorphic Architecture

text

### 3.1. External memory

text

### 3.2. Cache memory

text

### 3.3. Processing elements

text

### 3.4. Network-on-chip

text