# **Signetics**

# 8T380 Bus Receiver

Quad Bus Receiver with Hysteresis-Schmitt Trigger Product Specification

### **Logic Products**

# DESCRIPTION

The 8T380 is a quad 2-input bus receiver with hysteresis for use in I/O, data, and memory busses. Built-in hysteresis provides maximum noise immunity and a power-up or power-down sequence on the receiver will not affect the bus. LOW input current allows several drivers and receivers to communicate over a common bus in "Party line" fashion. The 8T380 is ideal as a Schmitt Trigger in analog interfaces that cannot tolerate the non-linear input impedance characteristics of standard TTL. Further, the LOW input requirements allow the 8T380 to be used as a CMOS to TTL interface. All inputs have clamping diodes to simplify systems design.

### **FUNCTION TABLE**

INP	UTS	OUTPUT
Α	В	Out
L	L	Н
L	н	L
Н	L	Ļ
Н	н	Ł

H = HIGH voltage level L = LOW voltage level

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
N8T380	20ns (t <sub>PLH</sub> ) 16ns (t <sub>PHL</sub> )	25mA

### ORDERING CODE

PACKAGES	COMMERCIAL RANGE V <sub>CC</sub> = 5V ±5%; T <sub>A</sub> = 0°C to +70°C
Plastic DIP	N8T3B0N
Plastic SO	N8T380D

#### NOTE

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	8T
All	Input	1.2ul
All	Output	10ul


### NOTE:

A unit load (uI) is  $40\mu A I_{IH}$  and  $-1.6mA I_{IL}$ 

### PIN CONFIGURATION




### LOGIC SYMBOL



6-64

# LOGIC SYMBOL (IEEE/IEC)



# Bus Receiver 81380

# ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	8T	UNIT	
V <sub>CC</sub>	Supply voltage	7.0	٧	
V <sub>IN</sub>	Input voltage	-0.5 to +5.5	٧	
l <sub>OL</sub>	Continuous	30	mA	
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	-0.5 to +V <sub>CC</sub>	٧	
TA	Operating free-air temperature range	0 to 70	°C	

### RECOMMENDED OPERATING CONDITIONS

PARAMETER		8T			
		Min	Nom	Max	UNIT
Vcc	Supply voltage	4.75	5.0	5.25	V
VIH	HIGH-level input voltage	2.0		2.5	٧
VIL	LOW-level input voltage	1.1		1.5	٧
I <sub>IK</sub>	Input clamp current			-12	mA
Іон	HIGH-level output current			-400	μΑ
loL	LOW-level output current			16	mA
TA	Operating free-air temperature	0		70	°C

### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			8T	8T380	
PARAMETER		TEST CONDITIONS <sup>1</sup>	Min	Max	UNIT
V <sub>IH</sub>	Input HIGH voltage	Guaranteed input HIGH threshold voltage	2.0	2.5	٧
VIL	Input LOW voltage	Guaranteed input LOW threshold voltage	1.1	1.5	٧
VIK	Input clamp diode voltage	V <sub>CC</sub> = MIN, I <sub>IK</sub> = -12mA		-1.5	٧
V <sub>OH</sub>	HIGH-level output voltage	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -400μA	2.4		٧
Vol	LOW-level output voltage	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 16mA		0.4	٧
I <sub>IH</sub>	HIGH-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 4.5V		50	μΑ
'IH	That fores input suresix	V <sub>CC</sub> = 0V, V <sub>i</sub> = 4.5V		50	μΑ
Iμ	LOW-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0V		-25	μΑ
los	Short-circuit output current <sup>2</sup>	V <sub>CC</sub> = MAX	-18	-55	mA
Icc	Supply current (total)	V <sub>CC</sub> = 5.25V		40	mA

### NOTES


- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. I<sub>OS</sub> is tested with V<sub>OUT</sub> = +0.5V and V<sub>CC</sub> = V<sub>CC</sub> MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

# AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER		TEST CONDITIONS	8T $C_L = 15 pF, R_L = 400 \Omega$		UNIT
			Min	Max	
t <sub>PLH</sub>	Propagation delay Input to output	See Test Circuits and Waveforms		35 35	ns

Bus Receiver 81380

# TEST CIRCUITS AND WAVEFORMS



# **Bus Receiver**

8T380

### TYPICAL APPLICATIONS

A generalized "Party Line" bus interface is shown in Figure 1. Each driver/receiver combination can communcicate with any other pair of all. Open collector NAND Gates such as the Signetics 7439 have adequate driver capability for the bus terminations as well as 20 driver/receiver pairs. In addition the bussing scheme is non-inverting as shown and bus drivers are activated by a logic "1" whereas bus receivers are activated by a Logic "0."

Each termination consisting of a 180 $\Omega$  resistor to V<sub>CC</sub> and 390 $\Omega$  to ground is a 120 $\Omega$  Thevenin's equivalent circuit. The maximum length of cable that can be driven is a complex relationship involving the type of cable used as well as the distribution of drivers and receivers on the bus. Using flat ribbon cable, a maximum reasonable length is 50 ft. minus the combined length of all taps or stubs.

### SCHMITT TRIGGER

The receiver transfer curve shown in Figure 2a makes the 8T380 ideal in a variety of Schmitt Trigger and waveshaping applications such as Figure 2b.

### MOS/CMOS INTERFACE

The input current which is only 50µA MAX in the logical "1" state and no current in the logical "0" state marks the 8T380 an ideal MOS/CMOS interface element.

