

Jun Hyung Park

CSS 422

Homework 2

Q1. (5pts) Assemble the codes

Convert the following 68K assembly language instructions to the machine codes.

Homework 2

① Convert the following 68K assembly language instructions to the machine codes.

1) MOVE.W D3, \$000A000

0 0 1 1 | 0 0 1 1 | 0 0 0 0 | 0 1 1 1

2 1 2 1 2 1 2 1

3 3 C 3 0000 A000

2) MOVE.E \$42B7, D2

0 0 0 1 | 0 1 0 0 | 0 0 0 1 | 1 1 1 0

2 1 2 1 2 1 2 1

1 4 3 8 42B7

3) MOVEA.W \$7000, A7

0 0 1 1 | 1 1 1 1 | 0 1 0 1 | 1 1 1 0

2 1 2 1 2 1 2 1

3 E 7 8 7000

4) ADD.W D7, D0

1 1 0 1 | 0 0 0 0 | 0 1 0 0 | 0 0 1 1

2 1 2 1 2 1 2 1

D 0 4 7

5) SUB.B D1, D2

1 0 0 1 | 0 1 0 0 | 0 1 0 0 | 0 0 1 1

2 1 2 1 2 1 2 1

9 4 0 1

Q2. (10pts) Disassemble the codes


Convert the following machine codes to 68K assembly language instructions. Refer 68K manual, and only refer the MOVE, MOVEA, ADD, SUB instructions. Note that some immediate data format can be various.

For each question, you have to answer the followings and show your work. Without these steps, you will get zero

a) What is the instruction?

b) What is the addressing mode for source and destination?

Hint: Convert it to binary. Determine the instruction with opcode, then find the bits for source and destination. From the mode table in the manual, determine its addressing mode.



2) D801

8421	8421	8421	8421
1101	1000	0000	0001

→ ADD.B D1, D4

a) Instruction: ADD.B

b) Addressing mode for src and destination: Src: D1 [Dn] Dest: D4 [Dn]
 ADD.B D1, D4
 (cc)

3) 9250

8421	8421	8421	8421
1001	0010	0101	0000

→ SUB.W (A0), D1

a) Instruction: SUB.W

b) Addressing mode for Src: (A0) [An] Dest: D1 [Dn]
 SUB.W (A0), D1
 (cc)

4) 21C0 4000

8421	8421	8421	8421
0010	0001	1100	0000

→ MOVE.L D0, \$4000

a) Instruction: MOVE.L

b) Addressing mode for Src: D0 [Dn]
 Addressing mode for Dst: \$4000, [(An).W]

5) 2C7C 00007000

0010	1100	0111	1100
------	------	------	------

→ MOVEA.L #00007000, A6

a) Instruction: MOVEA.L

b) Addressing mode for Src: 111 100
 ⇒ #data
 ⇒ #00007000

Addressing mode for Dst: 1100 01
 R M
 A6

→ MOVEA.L #00007000, A6

Q3. (5 pts) Error Finding

Each of the following 68K assembly language instructions will cause an assembler error. Examine each instruction and explain how to fix it.

1) MOVE.B \$A000, A3

The Destination cannot be address register if the instruction is MOVE. It has to be either change Destination Register to Data register or Change the instruction to MOVEA and size to either word or long word.

2) ADD.B #\$1000, D2

The source immediate data size is not byte size. So, either change the immediate data size of change the size of instruction like ADD.W

3) MOVEA.W \$1234, D0

Since instruction is MOVEA, the destination register cannot be data register. Either change the destination to address register or change the instruction to MOVE.W


4) ANDI.B #23, #\$100

The instruction ANDI.B requires #<data>, <ea> and effective address cannot be immediate data for ANDI.B. Furthermore, the destination cannot be immediate data. Therefore, either use Dn, (An), (An)+, etc... except An and #<data>.

5) SUBI.B D3, %1000

The source D3 is the problem. Because the syntax of instruction SUBI is SUBI #<data>, <ea> and D3 is not immediate data, it is data register. So, to fix it, simply change D3 to immediate data whatever you want but size of Byte.

Q4. (5 pts) For each of the operations below, assume that D0 contains the value \$C198F382 and initially XNZVC=00000. Then, evaluate the value in D0 and the state of the CCR.



Therefore, D0: C198F310 and 0 0 0 1 0 for XNZVC bits.

I think it is kind of hard to see why XNZVC is like that, so I will write it in here.


X: 0 because the last bit shifted out was 0

N: 0 because most sig fig on the result is 0

Z: 0 because its not 0

V: 1 because most significant bit changed over time during shift

C: 0 because last bit shifted out was 0



D0: 198F3820 and 0 0 0 1 0 for XNZVC


X: 0 because the last bit shifts out was 0

N: 0 because most significant bit is 0

Z: 0 because not 0

V: 1 because most significant bits has changed during shift.

C: 0 because last bit shifts out was 0



D0: C198F301 and 0 0 0 0 0 for XNZVC


X: 0 because last bit shifted out is 0

N: 0 because the result is not negative

Z: 0 because it is not 0

V: Always clear so 0 because we started as 0

C: 0 because the last bit shifted out is 0



D0: C198CE0B and 0 1 0 0 1 for XNZVC


X: Not affected so just 0 (started as 0)

N: 1 because the most significant bit of the result is 1

Z: 0 because it is not zero

V: Always clear so 0 (started as 0)

C: 1 because the last bit rotated out was 1



D0: 058331E7 and 0 0 0 0 0 for XNZVC

X: Not affected so just 0

N: 0 because the most significant bit of the result is 0

Test 2: Found Target At \$4551

Target

```
From
$ Address:
0000B000 00 0
0000B000: AA F
-----
```

AA had been in memory location 4551

```
68000 Memory
$ Address: From:$00000000
00004550 00 01 02 03 0
00004550: FF AA FF FF F
00004560: FF FF FF FF F
00004570: FF FF FF FF F
00004580: FF FF FF FF F
```

Memory of Addr1, Addsum, CarryBit

```
68000 Memory
$ Address: From:$00000000 To:$00000000
00008000 00 01 02 03 04 05 06 07 08 09 0
00008000: 00 00 45 51 FE AB FF FF FF FF F
00008010: 00 00 FF FF FF FF FF FF FF FF F
00008020: FF FF FF FF FF FF FF FF FF FF F
00008030: FF FF FF FF FF FF FF FF FF FF F
00008040: FF FF FF FF FF FF FF FF FF FF F
00008050: FF FF FF FF FF FF FF FF FF FF F
00008060: FF FF FF FF FF FF FF FF FF FF F
00008070: FF FF FF FF FF FF FF FF FF FF F
00008080: FF FF FF FF FF FF FF FF FF FF F
00008090: FF FF FF FF FF FF FF FF FF FF F
```

Red: Addr1 Green: Addsum Blue: CarryBit

Result

```
Sim68K I/O
Welcome to Pattern Finding and Cumulative Program
Address :4551
Sum of 256 Consecutive: FEAB
Carry Bit: 0
Good Bye
```