#### **CS2100 Quick Reference Sheet**

General Purnose Registers

deneral Purpose Registers					
Reg. Number					
0					
2-3					
4-7					
8-15					
16-23					
24-25					
28					
29					
30					
31					

	Opcode	Funct				
add	000 000	100 000				
sll	000 000	000 000				
srl	000 000	000 010				
slt	10 10 10					
slti	00 10 10					
beq	000 100					
bne	000 101					
j	000 010					

## R-format

arith \$rd, \$rs, \$rt shift \$rd, \$rt, shamt. (\$rs=0)!!!! opcode [6] rs [5] rt [5] rd [5] shamt [5] funct [6]

## **I-format**

- arith \$rt, \$rs, C16<sub>2s</sub>

- logic \$rt, \$rs, C16

- Id/st \$rt, C16<sub>2s</sub>(\$rs)

- branch \$rs, \$rt, label

opcode [6] rs [5] rt [5]	Immediate [16]

## J-format

opcode [6]	target address [first 4 MSB is PC+4] [26]
Logica	

ı	Lo	gi	c:	
г				

а	b	AND	OR	NOR	XOR
0	0	0	0	1	0
0	1	0	1	0	1
1	0	0	1	0	1
1	1	1	1	0	0

### **IEEE 754 Floating-Point Rep**

sign [1]	exponent [8]	mantissa [23]

### Power of 2 Table

# of Digits

n

Exp	Val	Exp	Val	Exp	Val	Exp	Val
2 <sup>0</sup>	1	28	256	2 <sup>16</sup>	65,536	224	16,777,216
2 <sup>1</sup>	2	29	512	2 <sup>17</sup>	131,072	2 <sup>25</sup>	33,554,432
2 <sup>2</sup>	4	2 <sup>10</sup>	1,024	2 <sup>18</sup>	262,144	2 <sup>26</sup>	67,108,864
<b>2</b> <sup>3</sup>	8	2 <sup>11</sup>	2,048	2 <sup>19</sup>	524,288	2 <sup>27</sup>	134,217,728
24	16	2 <sup>12</sup>	4,096	2 <sup>20</sup>	1,048,576	2 <sup>28</sup>	268,435,456
2 <sup>5</sup>	32	2 <sup>13</sup>	8,192	221	2,097,152	2 <sup>29</sup>	536,870,912
<b>2</b> <sup>6</sup>	64	2 <sup>14</sup>	16,384	2 <sup>22</sup>	4,194,304	2 <sup>30</sup>	1,073,741,824
27	128	2 <sup>15</sup>	32,768	2 <sup>23</sup>	8,388,608	2 <sup>31</sup>	2,147,483,648

Ехр	Val	Exp	Val
2-1	0.5	2-9	0.001953125
$2^{-2}$	0.25	2-10	0.0009765625
2-3	0.125	2-11	0.00048828125
2-4	0.0625	2-12	0.000244140625
2-5	0.03125	2-13	0.0001220703125
2-6	0.015625	2-14	0.00006103515625
2-7	0.0078125	2-15	0.000030517578125
2-8	0.00390625	2-16	0.0000152587890625

(b-1)s

 $-x = b^n - x - 1$ 

(b)s


 $-x = b^n - x$ 

Radix

b

## **Control Signal**

	RegDst	RegWrite	ALUSrc	ALUcontrol/op	MemRead	MemWrite	MemToReg	Branch
R	1	1	0	?/?	0	0	0	0
lw	0	1	1	0010/00	1	0	1	0
sw	Х	0	1	0010/00	0	1	Х	0
beq	х	0	0	0110/01	0	0	Х	1



=				
		Function		
	Ainvert	Binvert	Operation	Function
	0	0	00	AND
	0	0	01	OR
	0	0	10	add
	0	1	10	subtract
	0	1	11	slt
	1	1	00	NOR

## Laws of Boolean Algebra

i boolean Aigebra	
Identity laws	
A + 0 = 0 + A = A	$A \cdot 1 = 1 \cdot A = A$
Inverse/complement laws	
A + A' = A' + A = 1	$A \cdot A' = A' \cdot A = 0$
Commutative laws	
A + B = B + A	$A \cdot B = B \cdot A$
Associative laws *	<u>'</u>
A + (B + C) = (A + B) + C	$A \cdot (B \cdot C) = (A \cdot B) \cdot C$
Distributive laws	
$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$	$A + (B \cdot C) = (A + B) \cdot (A + C)$
Idempotency	
X + X = X	X · X = X
One element / Zero element	
X + 1 = 1 + X = 1	$X \cdot 0 = 0 \cdot X = 0$
Involution	
( X' )' = X	
Absorption 1	
$X + X \cdot Y = X$	$X \cdot (X + Y) = X$
Absorption 2	
$X + X' \cdot Y = X + Y$	$X \cdot (X' + Y) = X \cdot Y$
De Morgans' (can be generalised to	more than 2 variables)
$(X + Y)' = X' \cdot Y'$	$(X \cdot Y)' = X' + Y'$
Consensus	
$X \cdot Y + X' \cdot Z + Y \cdot Z = X \cdot Y + X' \cdot Z$	$(X+Y)\cdot(X'+Z)\cdot(Y+Z) = (X+Y)\cdot(X'+Z)$

### Flip-flop Characteristic Tables

J	Κ	Q(t+1)	S	R	Q(t+1)				
0	0	Q(t)	0	0	Q(t)				
0	1	Ö	0	1	0	D	Q(t+1)	T	Q(t+1)
1	0	1	1	0	1	0	0	0	Q(t)
1	1	Q(t)'	1	1	?	1	1	1	Q(t)'

Q Q 0

1 0 1 1


T Flip-flop


0


# **Flip-flop Excitation Tables**

Q	Q <sup>†</sup>	J	κ	Q	Q⁺	S	R	Q	Q <sup>1</sup>
0	0	0	Х	0	0	0	X	0	0
0	1	1	X	0	1	1	0	0	1
1	0	Х	1	1	0	0	1	1	0
1	1	Х	0	1	1	X	0	1	
JK Flip-flop				SR FI	<u>р</u>	D F	-lip-		

## **Circuit Table**









= 4KB / 4bytes = 1024 = 210 4-way associative, number of sets = 1024 / 4 = 256 **= 2**8

Offset

Set Index, M = 8 bits

Cache Tag = 32 - 8 - 2 = 22 bits

**Number of Cache Blocks** 

Pipeline [Ideal: I + N - 1]
Without Forwarding (Assume No Early Branching)

	Without Forwarding (Assume No Larry Branching)											
Non-LW (+2)												
F	D	Е	М	W								
	F			D	Е	М	w					
			LW	(+2)								
F	D	Е	М	W								
	F			D	E	М	w					
	F	F D F	F D E	F D E M	F D E M W F D LW (+2) F D E M W	F D E M W D E  LW (+2) F D E M W	F D E M W D E M  LW (+2)  F D E M W	F D E M W D E M W  LW (+2)  F D E M W				

	Non-LW before Branch (+2)											
add	F	D	E	М	W							
beq		F			D	Е	М	W				

	LW before Branch (+2)											
add	F	D	Е	М	W							
beq		F			D	E	М	W				

	After Branch (+3)										
beq	F	D	Е	М	W						
add					F	D	E	М	W		

## With Forwarding but No Early Branching

Non-LW (+0)											
add	F	D	Е	М	W						
sub		F	D	E	М	W					

	LW (+1)											
lw	F	D	E	М	W							
sub		F	D		Е	М	W					

	Non-LW before Branch (+0)											
add	F	D	Е	М	W							
beq		F	D	E	М	w						

	LW before Branch (+1)											
add	F	D	Е	М	W							
beq		F	D		Е	М	w					

	After Branch (+3)											
beq	F	D	Е	М	W							
add					F	D	E	М	W			

## Branch

Branch without Early Branch with Branch Prediction (Taken) (+3)										
F	D	E	M	W						
	F	D	Е	M	W					
		F	D	Е	M	W				
			F	D	Е	M	W			
				F	D	Е	М	W		
	Brar F	Branch witho	F D E F D F	F D E M F D E	F D E M W F D E M	F D E M W F D E M W	F D E M W F D E M W	F D E M W F D E M W W F D E M W		

	Br	anch with	Early Bra	anch with	Branch P	rediction	(Taken) (+	<b>⊦1</b> )	
beq	F	D	Е	М	w				
inst1		F	D	Е	M	W			
label			F	D	E	М	W		

	Branch	with(out	) Early Bra	anch with	Branch P	rediction	(Not Take	en) (+0)	Branch with(out) Early Branch with Branch Prediction (Not Taken) (+0)										
beq	F	D	E	М	W														
inst1		F	D	Е	М	W													
inst2			F	D	Е	М	W												

## With Forwarding and Early Branching

L					Non-L	W (+0)			
	add	F	D	Е	М	W			
Γ	sub		F	D	Е	М	W		

				LW	(+1)			
lw	F	D	Е	М	W			
sub		F	D		Е	М	W	

			Non	-LW befo	re Branch	(+1)		
add	F	D	E	М	W			
beq		F		D	E	М	W	

			LV	<i>N</i> before	Branch (+	2)			
add	F	D	Е	М	w				
beq		F			D	Е	М	W	

	After Branch (+1)										
beq	F	D	Е	М	W						
add			F	D	Е	М	w				