### Instruction Set Architecture (ISA)


### **Assembly Language**

Machine Code	Assembly Language		
Instructions in binary e.g.: 1000 1100 1010 0000  → Add two numbers	Human readable e.g.: add A, B  → Add two numbers		
Hard and tedious to code	Easier to write than machine code, symbolic version of machine code		
1000 1100 1010 0000 ←	ASSEMBLER ← add A, B		
May also be written in hexadecimal for a more human-readable format	May provide 'pseudo-instructions' as syntactic sugar		
	When considering performance, only real instructions are counted		

#### Structure:

- Both **instruction** and **data** are stored in **memory**. Transferred into the **processor** (perform computation) during execution.

- To avoid frequent access of memory. Provide temporary storage for values in the processor (known as registers)



Moving data from memory into a register – load Moving data from a register into memory – store **After** move data into registers:

- Arithmetic operations can now work directly on registers only (much faster!)

**Then** move back the values from register to their "home" in memory

# General Purpose Registers: 32 [32-bits(4-bytes) registers] in MIPS

- Fast memories in the processor: Data are transferred from memory to registers for faster processing
- Limited in number:
  - A typical architecture has 16 to 32 registers
  - Compiler associates variables in program with registers
- Registers have no data type: A register can hold any 32-bit number
  - The number has no implicit data type and is interpreted according to the instruction that uses it
  - Unlike program variables!
  - Machine/Assembly instruction assumes the data stored in the register is of the correct type

# MIPS Assembly Language:

- Each line of assembly code contains at most 1 instruction

The major types of assembly instruction:


- Memory: Move values between memory and registers
- Calculation: Arithmetic and other operations [load/store]
- Control flow: Change the sequential execution [branch and jump]

# **RISC vs CISC**


	RISC	CISC	
Full Name	Reduced Instruction Set Computer	Complex Instruction Set Computer	
Example	MIPS, ARM	x86-32 (IA32)	
Instruction	Keep the instruction set small and simple, makes it	Single instruction performs complex	
IIIStruction	easier to build/optimise hardware	operation	
Operation	Burden on software to combine simpler operations	Complex implementation, no room for	
Operation	to implement high-level language statements	hardware optimization	
Storage	Register-Register (Load/Store) design	a mixture of Register-Register and	
Architecture		Register-Memory	

# **Storage Architecture**


Stack	Accumulator	Accumulator Register (load-store)	
Push A	Load A	Load R1,A	Add C, A, B
Push B	Add B	Load R2,B	
Add	Store C	Add R3,R1,R2	
Pop C		Store R3,C	



# **Memory Address and Content**



Given k-bit address, the address space is of size 2<sup>k</sup> (0~2<sup>k</sup>-1) Each memory transfer consists of one word of n bits **Endianness:** The relative ordering of the bytes in a multiple-byte word stored in memory



# Addressing Modes (Only 3 in MIPS)

Mode	Character	Example
Register	Operand is in a register	add \$t1, \$t2, \$t3
Immediate	Operand is specified in the instruction directly	addi \$t1, \$t2, 98
Displacement	Operand is in memory with address calculated as Base + Offset	lw \$t1, 20(\$t2)

Addressing Mode	Example	Meaning
Register	Add R4, R3	R4 ↔ R4 + R3
Immediate	Add R4, #3	R4 ↔ R4 + 3
Displacement	Add R4, 100(R1)	R4 ↔ R4 + M[100+R1]
Register Indirect	Add R4, (R1)	R4 ↔ R4 + M[R1]
Indexed / Base	Add R3, (R1 + R2)	R3 ↔ R3 + M[R1 + R2]
Direct or Absolute	Add R1, (1001)	R1 ↔ R1 + M[1001]
Memory Indirect	Add R1, @R3	$R1 \leftrightarrow R1 + M[M[R3]]$
Auto-Increment	Add R1, (R2)+	R1 $\leftrightarrow$ R1+M[R2]; R2 $\leftrightarrow$ R2+d
Auto-Decrement	Add R1, -(R2)	R2 $\leftrightarrow$ R2-d; R1 $\leftrightarrow$ R1+M[R2]
Scaled	Add R1, 100(R2)[R3]	R1 ↔ R1 + M[100+R2+R3×d]

#### Instruction

	Variable-length instructions	Fixed-length instructions	
Evenne	Intel 80x86(1-17 bytes)	Used in most RISC	
Example	Digital VAX (1-54 bytes)	MIPS, PowerPC (4 bytes)	
Fetch and Decode Require multi-step fetch and decode		Allow for easy fetch and decode	
la atau ati a a	Allow for a more flexible (but complex) and	Instruction bits are scarce.	
Instruction	compact instruction set		

opcode: unique code to specify the desired operation

**operands:** zero or more additional information needed for the operation.

The operation designates the type and size of the operands


Туре	Size/bits
Character	8
Half-word	16
word	32
single-precision	32
floating point	
double-precision	64
floating point	

**Expectations** from any new 32-bit architecture: Support for 8-, 16- and 32-bit integer and 32-bit and 64-bit floating point operations. A 64-bit architecture would need to support 64-bit integers as well.

# **Encoding**


	opcode address	address
Type-A	2-A 4 bits 4 bits	4 bits
	opcode funct?	address
Type-B	e-B 4 bits 4 bits	4 bits

# **General Solution**




#### **MIPS Processor**

# **MIPS Instruction Execution Summary**



# **Datapath & Control**




# Control Signal generated based on the instruction to be executed

	Stage	0	1		
RegDst	Decode/Fetch	Write Register = Inst[20:16] <b>\$rt</b> [R-format]	Write Register = Inst[15:11] <b>\$rd</b>		
RegWrite	Decode/Fetch	No register write	New value will be written		
ALUSrc	ALU	ALUop2 = Read Data 2	ALUop2 = sign_extend(Inst[15:0])		
MemRead	Memory	Not performing memory read access	Read memory using ALU result as Address		
MemWrite	Memory	Not performing memory write operation	Write to memory at Address (from ALU result) with data from Read Data 2		
MemToReg	RegWrite	Register Write Data = ALU result	Register Write Data = Memory Read Data		
PCSrc	Memory/	\$PC' = \$PC+4	\$PC' = (\$PC+4)+(immediate×4)		
[Branch && isZero]	RegWrite	\$PC = \$PC+4	= (\$PC+4)+SignExt(Inst[15:0]) << 2		
Branch		The operation is not a branch operation The operation is a branch operation (i.e.			

# **Control Signals Summary Table**

•••••		, , , , , , , , , , , , , , , , , , , ,						
	RegDst	RegWrite	ALUSrc	ALUcontrol/op	MemRead	MemWrite	MemToReg	Branch
R	1	1	0	?/?	0	0	0	0
lw	0	1	1	0010/00	1	0	1	0
SW	Х	0	1	0010/00	0	1	Х	0
bea	Х	0	0	0110/01	0	0	Х	1

# **ALU control in bitwise operation**



	ALUcontrol				
Ainvert	Binvert	Operation	Function		
0	0	00	AND		
0	0	01	OR		
0	0	10	add		
0	1	10	subtract		
0	1	11	slt		
1	1	00	NOR		

# **Two-level Implementation**

**Step 1** Generate 2-bit ALUop signal from 6-bit opcode

**Step 2** Generate ALUcontrol signal from ALUop and **optionally** 6-bit Funct field

#### **ALU** control truth table

	ALI	Jop		<b>Funct Field</b> ( F[5:0] == Inst[5:0] )					ALU
	MSB	LSB	F5	F4	F3	F2	F1	FO	control
lw	0	0	Х	Х	Х	Х	Х	Х	0010
sw	0	0	Х	Х	Х	Х	Х	Х	0010
beq	0	1	Х	Х	Х	Х	Х	Х	0110
add	1	0	1	0	0	0	0	0	0010
sub	1	0	1	0	0	0	1	0	0110
and	1	0	1	0	0	1	0	0	0000
or	1	0	1	0	0	1	0	1	0001
slt	1	0	1	0	1	0	1	0	0111


#### **ALU control Formula**

ALUcontrol3 = 0


ALUcontrol2 = ALUop0 || (ALUop1 && F1)

ALUcontrol1 = !ALUop1 + !F2

ALUcontrol0 = F0 && F3 && ALUop1




Control Unit: use Op0 to Op5 to mean the bit 0 to bit 5 of the opcode.



Ctrl	Signal	Selector
0	RegDst	R-Format
1	ALUSTC	lw OR sw
2	MemToReg	lw
3	RegWrite	R-Format OR 1w
4	MemRead	lw
5	MemWrite	SW
6	Branch	beq
7	ALUop1	R-Format
8	ALUop0	beq

# **Single Cycle**

A naive implementation is to have all of the execution above within a single clock period. This means that we have to split a single clock cycle into 3 parts. One possibilities is as follows to prevent reading storage element when it is being written.



**Problem:** clock speed has to accommodate the slowest instruction. Consider the following example:

#### **Solution:**

(a) **Multicycle**: break up the instruction into execution steps. The simplest one is really to just break it up to the same execution steps as the stage. So we have 5 steps for one instruction. What this means is that each instruction takes up to 5 execution steps where each execution step is 1 clock cycle.

**Advantage:** each clock cycle is smaller (i.e., faster) but each instruction takes more clock cycle to execute. This may be advantageous if each instructions can take variable number of clock cycles to complete.

(b) **Pipelining:** Similar to multicycle, but we take further steps to optimise. Consider what happens when we are currently executing the ALU stage. Note that the instruction memory is now idle! That is a waste of perfectly good component.