


Logic Gate and Circuit Design


Circuit Delays: Given a logic gate with delay t . If inputs are stable at times t_1, t_2, \dots, t_n , then the earliest time in which the output will be stable is $\max(t_1, t_2, \dots, t_n) + t$



Complete Set of Logic: set {AND, OR, NOT}, since AND/OR/NOT gates are sufficient for building any Boolean function.


Universal Gates: NAND and NOR, **self-sufficient**, as any logic circuit may be built with only NAND gates (though you will probably need many of them) or NOR gates.

NAND Gate: $(a \cdot b)' = a' + b'$




Implement NOT/AND/OR using only NAND gates

AND: $((x \cdot y)' \cdot (x \cdot y)')' = ((x \cdot y)')' = x \cdot y$




OR: $((x \cdot x)' \cdot (y \cdot y)')' = (x' \cdot y')' = x + y$




NOT: $(x \cdot x)' = x'$




XOR:




XNOR



NOR




NOR Gate: $(a + b)' = a' \cdot b'$




Implement NOT/AND/OR using only NOR gates

AND: $((x + x)' + (y + y)')' = (x' + y')' = x \cdot y$




OR: $((x + y)' + (x + y)')' = ((x + y)')' = x + y$




NOT: $(x + x)' = x'$




XOR:




XNOR:



NOR:




XOR Gate: $a \oplus b = a' \cdot b + a \cdot b'$



XNOR Gate:


$$a \odot b = (a \oplus b)' = (a' \cdot b + a \cdot b')' = (a + b') \cdot (a' + b) = a \cdot b + a' \cdot b'$$



Substitute Idea (Replace AND-OR to NAND/OR-AND to NOR)

Basic: $\bigcirc \text{---} \bigcirc \Rightarrow (x')' = x \Rightarrow \text{---}$

Implementation:



SOP and POS


an SOP expression can be easily implemented using

- 2-level AND-OR circuit
- 2-level NAND circuit

a POS expression can be easily implemented using


- 2-level OR-AND circuit
- 2-level NOR circuit

Half Adder: Only adds two bits





- $C = X \cdot Y$
- $S = X' \cdot Y + X \cdot Y' = X \oplus Y$

Full Adder:



- $C = X \cdot Y + X \cdot Z + Y \cdot Z = X \cdot Y + (X \oplus Y) \cdot Z$
- $S = X' \cdot Y' \cdot Z + X' \cdot Y \cdot Z' + X \cdot Y' \cdot Z' + X \cdot Y \cdot Z$
 $= X \oplus (Y \oplus Z) = (X \oplus Y) \oplus Z$




4-bit Parallel Adder:

Input: two 4-bit numbers, carry-in


Output: carry-out bit C_4 and 4-bit sum $S_3S_2S_1S_0$

Constructing Larger Decoders (3x8 decoder)


(a) Use NOT Gate and 2x4DEC




(b) Use one 1x2DEC and two 2x4DEC



(c) Use one 1x2DEC and one 2x4DEC



Standard Decoder




74138 decoder module.


(d) Generic symbol.

(e) IEEE standard logic symbol.


Source: The Data Book Volume 2, Texas Instruments Inc., 1985




Implementing Functions




$$\text{Let } f(x, y, z) = \sum m(0, 1, 4, 6, 7) = \prod M(2, 3, 5)$$




(a) Active-high decoder with OR gate.



(b) Active-low decoder with NAND gate.




(c) Active-high decoder with NOR gate.



(d) Active-low decoder with AND gate.

Encoder





Design Truth Table: Let X be Don't care

F_0	F_1	F_2	F_3	C_1	C_0
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1
0	0	0	0	X	X
0	0	1	1	X	X
0	1	1	0	X	X
0	1	1	1	X	X
1	0	0	1	X	X
1	0	1	0	X	X
1	0	1	1	X	X
1	1	0	0	X	X
1	1	0	1	X	X
1	1	1	0	X	X
1	1	1	1	X	X

Priority Encoders

Inputs				Outputs		
D_0	D_1	D_2	D_3	f	g	V
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1


Demultiplexers: Identical to a decoder with enable




Multiplexers:

$$Y = I_0 \cdot (S_1' \cdot S_0') + I_1 \cdot (S_1' \cdot S_0) + I_2 \cdot (S_1 \cdot S_0') + I_3 \cdot (S_1 \cdot S_0)$$


$$= I_0 \cdot m_0 + I_1 \cdot m_1 + I_2 \cdot m_2 + I_3 \cdot m_3$$




S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3



(c) The circuit (with decoder).




(d) The circuit (without decoder).

Constructing Larger Multiplexer (8:1 Multiplexer)**Implementing Functions**

- Connect n variables to the n selection lines.
- Put a '1' on a data line if it is a min-term of the function, or '0' otherwise.

$$\begin{aligned}
 F(A, B, C) &= \Sigma m(0, 1, 3, 6) \\
 &= A' \cdot B' \cdot C' + A' \cdot B' \cdot C + A' \cdot B \cdot C + A \cdot B \cdot C' \quad (8:1) \\
 &= A' \cdot B' + A' \cdot B \cdot C + A \cdot B \cdot C' \quad (4:1)
 \end{aligned}$$



Basic Idea of using smaller MUX: Truth Table

A	B	C	F	MUX input
0	0	0	1	1
0	0	1	1	1
0	1	0	0	C
0	1	1	1	1
1	0	0	0	0
1	0	1	0	0
1	1	0	1	C'
1	1	1	0	C'

regardless of C

F value follows C value

F value is opposite to C value

Logic Gate

	Symbol set 1	Symbol set 2 (ANSI/IEEE Standard 91-1984)
NOT	$a \rightarrow a'$	$a \rightarrow a'$
AND	$a, b \rightarrow a \cdot b$	$a, b \rightarrow a \cdot b$
OR	$a, b \rightarrow a + b$	$a, b \rightarrow a + b$
NAND	$a, b \rightarrow (a \cdot b)'$	$a, b \rightarrow (a \cdot b)'$
NOR	$a, b \rightarrow (a + b)'$	$a, b \rightarrow (a + b)'$
XOR	$a, b \rightarrow a \oplus b$	$a, b \rightarrow a \oplus b$
XNOR	$a, b \rightarrow a \odot b$	$a, b \rightarrow a \odot b$