General Purpose Registers

Name	Register number	Usage	
\$zero	0	Constant value 0	
\$v0-\$v1	2-3	Values for results and	
\$٧0-\$٧1	2-3	expression evaluation	
\$a0-\$a3	4-7	Arguments	
\$t0-\$t7	8-15	Temporaries	
\$s0-\$s7	16-23	Program variables	
\$t8-\$t9	24-25	More temporaries	
\$gp	28	Global pointer	
\$sp	\$sp 29 Stack pointer		
\$fp	30	Frame pointer	
\$ra	31	Return address	

Operation	Opcode in MIPS			IIPS	Meaning		
A al aliti a m	add	\$rd,	\$rs,	\$rt	<pre>\$rd = \$rs + \$rt</pre>		
Addition	addi	\$rt,	\$rs,	C16 _{2s}	<pre>\$rt = \$rs + C16_{2s}</pre>		
Subtraction	sub	\$rd,	\$rs,	\$rt	<pre>\$rd = \$rs - \$rt</pre>		
Shift left logical	sll	\$rd,	\$rt,	C5	<pre>\$rd = \$rt << C5</pre>		
Shift right logical	srl	\$rd,	\$rt,	C5	<pre>\$rd = \$rt >> C5</pre>		
AND bitwise	and	\$rd,	\$rs,	\$rt	<pre>\$rd = \$rs & \$rt</pre>		
AND DITWISE	andi	\$rt,	\$rs,	C16	<pre>\$rt = \$rs & C16</pre>		
OR bitwise	or	\$rd,	\$rs,	\$rt	<pre>\$rd = \$rs \$rt</pre>		
OR bitwise	ori	\$rt,	\$rs,	C16	<pre>\$rt = \$rs C16</pre>		
NOR bitwise	nor	\$rd,	\$rs,	\$rt	<pre>\$rd = \$rs \$rt</pre>		
VOD hituria	xor	\$rd,	\$rs,	\$rt	<pre>\$rd = \$rs ^ \$rt</pre>		
XOR bitwise	xori	\$rt,	\$rs,	C16	<pre>\$rt = \$rs ^ C16</pre>		

R-format

- arith \$rd, \$rs, \$rt
- shift \$rd, \$rt, shamt. (\$rs=0)!!!!

opcode	rs	rt	rd	shamt	funct
6	5	5	5	5	6

Fields	Meaning		
ancada	Partially specifies the instruction		
opcode	Equal to 0 for all R-Format instructions		
rs	Specify register containing first operand		
rt	Specify register containing second		
r.	operand		
rd	Specify register which will receive result		
Tu Tu	of computation		
shamt	Amount a shift instruction will shift by 5		
C5	bits (i.e. 0 to 31)		
[0, 2 ⁵ -1]	Set to 0 in all non-shift instructions		
funct	Combined with opcode exactly specifies		
Tunct	the instruction		

Arithmetic operands (for **add**) are **registers**, not memory!

I-format

- arith \$rt, \$rs, C16_{2s}
- logic \$rt, \$rs, C16
- Id/st \$rt, C16_{2s}(\$rs)
- branch \$rs, \$rt, label

Remark:

- C16_{2s} is in 2s complement [sign-extended]

- C16 is raw binary (no negative) [NOT sign-extended]
- label is converted to number first (PC-relative addressing)

opcode	rs	rt	Immediate
6	5	5	16

difference: branch operation is \$13, \$14, laber					
Fields	Meaning				
	specifies register to receive result				
rt	different from R-format instructions				
	a signed 2s' complement integer, Except				
	for bitwise operations (andi, ori, xori)				
	16 bits \rightarrow represent up to 2 ¹⁶ values				
	Large enough to handle:				
Immediate	The offset in a typical lw or sw				
C16 _{2s}	Most of the values used in the addi, slti				
[-2 ¹⁵ , 2 ¹⁵ -1]	instructions				
	- But not enough to specify the entire				
	target address! (16 bits vs 32 bits address)				
	- addi will not work properly as the				
	processor can only work with 32-bits				

Can branch to $\pm 2^{15}$ bytes from the PC:

branch calculation:

- If the branch is not taken: PC = PC + 4
- If the branch is taken: $PC = (PC + 4) + (immediate \times 4)$

Remark:

- branches use PC-relative addressing
- load/store use base addressing

<u>J-format</u>

- j L1 (Technically equivalent to beq \$s0, \$s0, L1)

opcode	target address
6	26

Optimization:

- 1) jumps will only jump to word-aligned addresses, so last 2 bits are always 00
- 2) Assume the address ends with '00' and leave them out
- 3) Now we can specify 28 bits of 32-bit address

28 bits→32 bits (<u>32 bits = 4 bytes</u>):

4) MIPS choose to take the 4 MSB from PC+4.

This means that we cannot jump to anywhere in memory, but it should be sufficient *most of the time*

Address Format:

4 bits MSB	Target Address (26bits)	00

256MB Boundary: Due to the use of the first 4-bits from the PC, we can only jump within our block.

- 16 blocks in total, each block contains 2²⁶ instructions.
- If you are at the top of the boundary, cannot jump up.
- If you are at the bottom of the boundary, cannot jump down.



<u>Pseudo-Instruction</u> "Fake" instruction that gets translated to corresponding MIPS instruction(s). Provided for convenience in coding only. <u>i.e. move \$s0, \$s1</u>

Inequality:

slt \$t0, \$s1, \$s2 \Leftrightarrow \$t0 = (\$s1 < \$s2) ? 1 : 0;

Condition


Common technique: Invert the condition for shorter code

slt \$t0, \$s1, \$s2	if (\$s1 < \$s2) goto L;	
bne \$t0, \$zero, L	11 (\$51 < \$52) goto L,	
slt \$t0, \$s2, \$s1	if /¢c1 <= ¢c2) goto	
beq \$t0, \$zero, L	if (\$s1 <= \$s2) goto L;	
slt \$t0, \$s2, \$s1	:f /¢-1 > ¢-2) ==+= .	
beq \$t0, \$zero, L	if (\$s1 > \$s2) goto L;	
slt \$t0, \$s1, \$s2	if /ca1 > - ca2\ cata .	
beq \$t0, \$zero, L	if (\$s1 >= \$s2) goto L;	

Memory Address in MIPS

- Given a **k-bit** address, the address space is of size **2**^k.
- Memory address are 32 bits long. 2^{30} memory words(4-bytes) in total $[0, 2^{30}]$, consecutive words differ by 4.
- Memory holds data structures, such as arrays, and spilled registers, such as those saved on procedure calls.

Word Alignment: for N-bits word, use Address % N to check



- Only load and store can access data in memory.
- MIPS disallows load/store unaligned word using lw/sw

Address Mode

(1) **Register addressing**: operand is a register

MIPS: add, sub, and, or, xor, nor, slt, sll, srl



(2) **Immediate addressing:** operand is a constant within the instruction itself



(3) **Base addressing** (displacement addressing): operand is at the memory location whose address is sum of a register and a constant in the instruction.

MIPS: lw, sw



(4) **PC-relative addressing**: address is sum of PC and constant in the instruction.

MIPS: beg, bne (branch)



(5) **Pseudo-direct addressing**: 26-bit of instruction concatenated with upper 4-bits of PC

MIPS: j




Bit-wise Operation

Large Constant: load a 32-bit constant into a register

1. Use "load upper immediate" (lui) to set the upper 16-bit:



2. Use "or immediate" (ori) to set the lower-order bits:



Shifting: $N \in [0,5]$

[T] we can use shift operation as multiple/divide operation

<u>• • </u>	· ·	
MIPS	С	Math
sll \$s0, \$s0, N	a <<= N	a = a * 2 ^N
srl \$s0, \$s0, N	a >>= N	a = a / 2 ^N

Logic:

8.5.					
а	b	AND	OR	NOR	XOR
0	0	0	0	1	0
0	1	0	1	0	1
1	0	0	1	0	1
1	1	1	1	0	0

- (1) AND: masking operation
- Place 0s into positions to be ignored→bits turn into 0s
- Place 1s for interested positions→bits will remain same
- (2) **OR:** places a 1 in the result if either operand bit is 1

								1100
0xFFF	0000	0000	0000	0000	0000	1111	1111	1111
\$t0	0000	1001	1100	0011	0101	1111	1111	1111

(3) **NOR**: nor \$t0, \$t0, \$zero⇔not \$t0, \$t0

Remark: can only inverse, as NO NORI in MIPS

(4) **XOR**: xor \$t0, \$t0, \$t2 (\$t2 = 11111....11) ⇔not \$t0, \$t0 **Application**: XORI, inverse target place(use 1), others remain same(use 0)

Remark:

- (a) There is no NORI, but there is XORI in MIPS, not much need for NORI.
- (b) There is no NOT instruction in MIPS

[T] Copy over bits 1, 3 and 7 of \$s1 into \$s0, without changing any other bits of \$s0.

Step 1: Use the property that $x ext{ AND } 1 = x$ to copy out the values of bits 7, 3 and 1 of b into \$t0. Note that we zero all other bits so that they don't change anything in \$s0 when we OR later on.

andi \$t0, \$s1, 0b000000010001010

lui \$t1, 0b111111111111111 ori \$t1, \$t1, 0b11111111101110101 and \$s0, \$s0, \$t1

Step 3: Now OR together a and \$t0 to copy over the bits or \$s0, \$s0, \$t0