


## Instruction Set Architecture (ISA)

### Assembly Language

Machine Code	Assembly Language
Instructions in binary e.g.: 1000 1100 1010 0000 → Add two numbers	Human readable e.g.: add A, B → Add two numbers
Hard and tedious to code	Easier to write than machine code, symbolic version of machine code
1000 1100 1010 0000 ← ASSEMBLER ← add A, B	
May also be written in hexadecimal for a more human-readable format	May provide 'pseudo-instructions' as syntactic sugar
	When considering performance, only real instructions are counted

### Structure:

- Both **instruction** and **data** are stored in **memory**. Transferred into the **processor** (perform computation) during execution.
- To **avoid frequent access** of memory. Provide **temporary storage** for values in the **processor** (known as **registers**)



### General Purpose Registers: 32 [32-bits(4-bytes) registers] in MIPS

- Fast memories in the processor: Data are transferred from memory to registers for faster processing
- Limited in number:
  - A typical architecture has 16 to 32 registers
  - Compiler associates variables in program with registers
- Registers have **no data type**: A register can hold any 32-bit number
  - The number has no implicit data type and is interpreted according to the instruction that uses it
  - Unlike program variables!
  - Machine/Assembly instruction assumes the data stored in the register is of the correct type

### MIPS Assembly Language:

- Each line of assembly code contains at most 1 instruction

The **major types** of assembly instruction:


- Memory: Move values between memory and registers
- Calculation: Arithmetic and other operations [load/store]
- Control flow: Change the sequential execution [branch and jump]

### RISC vs CISC


	RISC	CISC
Full Name	Reduced Instruction Set Computer	Complex Instruction Set Computer
Example	MIPS, ARM	x86-32 (IA32)
Instruction	Keep the instruction set small and simple, makes it easier to build/optimize hardware	Single instruction performs complex operation
Operation	Burden on software to combine simpler operations to implement high-level language statements	Complex implementation, no room for hardware optimization
Storage Architecture	Register-Register (Load/Store) design	a mixture of Register-Register and Register-Memory

## Storage Architecture

Stack	Accumulator	Register (load-store)	Memory-Memory
Push A	Load A	Load R1,A	Add C, A, B
Push B	Add B	Load R2,B	
Add	Store C	Add R3,R1,R2	
Pop C		Store R3,C	



## Memory Address and Content



Given  $k$ -bit address, the address space is of size  $2^k$  ( $0 \sim 2^k - 1$ )

Each memory transfer consists of one word of  $n$  bits

**Endianness:** The relative ordering of the bytes in a multiple-byte word stored in memory

Big-endian:	Little-endian:																
Most significant byte stored in lowest address. <b>Example:</b> IBM 360/370, Motorola 68000, (Silicon Graphics), SPARC.	Least significant byte stored in lowest address. <b>Example:</b> Intel 80x86, DEC VAX, DEC Alpha.																
Example: 0xDE AD BE EF Stored as: <table> <tr><td>0</td><td>DE</td></tr> <tr><td>1</td><td>AD</td></tr> <tr><td>2</td><td>BE</td></tr> <tr><td>3</td><td>EF</td></tr> </table>	0	DE	1	AD	2	BE	3	EF	Example: 0xDE AD BE EF Stored as: <table> <tr><td>0</td><td>EF</td></tr> <tr><td>1</td><td>BE</td></tr> <tr><td>2</td><td>AD</td></tr> <tr><td>3</td><td>DE</td></tr> </table>	0	EF	1	BE	2	AD	3	DE
0	DE																
1	AD																
2	BE																
3	EF																
0	EF																
1	BE																
2	AD																
3	DE																

**NOTE:**  
The endianness of MIPS is actually implementation specific.

## Addressing Modes (Only 3 in MIPS)

Mode	Character	Example
Register	Operand is in a register	add \$t1, \$t2, \$t3
Immediate	Operand is specified in the instruction directly	addi \$t1, \$t2, 98
Displacement	Operand is in memory with address calculated as <b>Base + Offset</b>	lw \$t1, 20(\$t2)

Addressing Mode	Example	Meaning
Register	Add R4, R3	$R4 \leftarrow R4 + R3$
Immediate	Add R4, #3	$R4 \leftarrow R4 + 3$
Displacement	Add R4, 100(R1)	$R4 \leftarrow R4 + M[100+R1]$
Register Indirect	Add R4, (R1)	$R4 \leftarrow R4 + M[R1]$
Indexed / Base	Add R3, (R1 + R2)	$R3 \leftarrow R3 + M[R1 + R2]$
Direct or Absolute	Add R1, (1001)	$R1 \leftarrow R1 + M[1001]$
Memory Indirect	Add R1, @R3	$R1 \leftarrow R1 + M[M[R3]]$
Auto-Increment	Add R1, (R2)+	$R1 \leftarrow R1 + M[R2]; R2 \leftarrow R2 + d$
Auto-Decrement	Add R1, -(R2)	$R2 \leftarrow R2 - d; R1 \leftarrow R1 + M[R2]$
Scaled	Add R1, 100(R2)[R3]	$R1 \leftarrow R1 + M[100+R2+R3 \times d]$

**Instruction**

	Variable-length instructions	Fixed-length instructions
Example	Intel 80x86(1-17 bytes) Digital VAX (1-54 bytes)	Used in most RISC MIPS, PowerPC (4 bytes)
Fetch and Decode	Require multi-step fetch and decode	Allow for easy fetch and decode
Instruction	Allow for a more flexible (but complex) and compact instruction set	Instruction bits are scarce.

**opcode:** unique code to specify the desired operation

**operands:** zero or more additional information needed for the operation.

The operation designates the **type** and **size** of the operands

Type	Size/bits
Character	8
Half-word	16
word	32
single-precision floating point	32
double-precision floating point	64

**Expectations** from any new 32-bit architecture: Support for 8-, 16- and 32-bit integer and 32-bit and 64-bit floating point operations. A 64-bit architecture would need to support 64-bit integers as well.

**Encoding**



Type-A	opcode	address	address
	4 bits	4 bits	4 bits
Type-B	opcode	funct?	address
	4 bits	4 bits	4 bits

**# of instructions**

Maximum:  $1 + (2^6 - 1) \times 2^5 = 1 + 63 \times 32 = 2017$







Minimum:  $1 \times 2^5 + 2^6 - 1$  (1 is used for type-B) = 95


**General Solution**

Find Maximum # instruction	Find Minimum # instruction	# instructions
 $N_{max} = 2^m - \sum_i 2^{\Delta t_i} + (n - 1)$	 $N_{min} = (2^{l_1} - 1) + (2^{l_2 - l_1} - 1) + \dots + (2^{l_{n-1} - l_{n-2}} - 1) + (2^{l_n - l_{n-1}})$	$(2^{l_1} - 1)$ $(2^{l_2 - l_1} - 1)$ $(2^{l_3 - l_2} - 1)$ $\dots$ $(2^{l_n - l_{n-1}})$

## MIPS Processor

## MIPS Instruction Execution Summary

<b>Fetch Stage</b>		<div style="display: flex; align-items: center;"> <div style="width: 50px; text-align: center;">1 2  3</div> <div> <p>1. Use the Program Counter (PC) to <b>fetch the instruction</b> from memory (first 1/2 of clock period)</p> <p>2. <b>Increment</b> the PC by 4 to get the address of the next instruction (update at next rising clock edge)</p> </div> </div> <div style="margin-top: 10px;">  </div>
<b>Decode Stage</b>		<p><b>Register File:</b> Collection of registers.  register number → Register File (32 32-bit Registers)  \$rs → Read Register 1 → Read Data 1  \$rt → Read Register 2 → Read Data 2</p> <p><b>Multiplexer [RegDst and ALUSrc]</b>  Function: Selects one input from multiple input lines  Inputs: n lines of same width  Control: m bits where <math>n = 2^m</math>  Output: Select <math>i^{th}</math> input line if control = i (one of inputs)</p>
<b>ALU Stage</b>		<p>Branch instruction: we need to perform two Calculations  The <b>1-bit "isZero"</b> signal: handle equal/not equal check</p> <p><b>Branch Target Address:</b></p> <ul style="list-style-type: none"> <li>▪ Need PC (from Fetch Stage)</li> <li>▪ Need Offset (from Decode Stage)</li> </ul>
<b>Memory Stage</b>		<p>Only the <b>load</b> and <b>store</b> instructions: Use memory address calculated by <b>ALU Stage</b></p> <p><b>Output:</b> Data read from memory (RD) for <b>load inst</b></p> <p>Other instructions: Result from ALU Stage will pass through to be used in Register Write stage</p>
<b>Register Write Stage</b>		<p><b>Exceptions:</b> store, branch and jump [No result to write]</p> <p>Result Write stage has no additional element:</p> <ul style="list-style-type: none"> <li>▪ Basically just route the correct result into register file</li> <li>▪ Read result from memory stage to Write Data and Write Register from decode stage.</li> </ul>


**Datapath & Control**

**Control Signal** generated based on the instruction to be executed

	Stage	0	1
<b>RegDst</b>	Decode/Fetch	Write Register = Inst[20:16] \$rt [R-format]	Write Register = Inst[15:11] \$rd
<b>RegWrite</b>	Decode/Fetch	No register write	New value will be written
<b>ALUSrc</b>	ALU	ALUOp2 = Read Data 2	ALUOp2 = sign_extend(Inst[15:0])
<b>MemRead</b>	Memory	Not performing memory read access	Read memory using ALU result as Address
<b>MemWrite</b>	Memory	Not performing memory write operation	Write to memory at Address (from ALU result) with data from Read Data 2
<b>MemToReg</b>	RegWrite	Register Write Data = ALU result	Register Write Data = Memory Read Data
<b>PCSrc</b> [Branch && isZero]	Memory/ RegWrite	$\$PC' = \$PC + 4$	$\$PC' = (\$PC + 4) + (\text{immediate} \times 4)$ $= (\$PC + 4) + \text{SignExt}(\text{Inst}[15:0]) \ll 2$
<b>Branch</b>		The operation is not a branch operation	The operation is a branch operation ( <i>i.e.</i> , beq)

**Control Signals Summary Table**

	RegDst	RegWrite	ALUSrc	ALUcontrol/op	MemRead	MemWrite	MemToReg	Branch
R	1	1	0	?/?	0	0	0	0
lw	0	1	1	0010/00	1	0	1	0
sw	X	0	1	0010/00	0	1	X	0
beq	X	0	0	0110/01	0	0	X	1

**ALU control in bitwise operation**

ALUcontrol			Function
Ainvert	Binvert	Operation	
0	0	00	AND
0	0	01	OR
0	0	10	add
0	1	10	subtract
0	1	11	slt
1	1	00	NOR

**Two-level Implementation**


**Step 1** Generate 2-bit ALUOp signal from 6-bit opcode

**Step 2** Generate ALUcontrol signal from ALUOp and **optionally** 6-bit Funct field


ALU control truth table

	ALUop		Funct Field ( F[5:0] == Inst[5:0] )						ALU control
	MSB	LSB	F5	F4	F3	F2	F1	F0	
lw	0	0	X	X	X	X	X	X	0010
sw	0	0	X	X	X	X	X	X	0010
beq	0	1	X	X	X	X	X	X	0110
add	1	0	1	0	0	0	0	0	0010
sub	1	0	1	0	0	0	1	0	0110
and	1	0	1	0	0	1	0	0	0000
or	1	0	1	0	0	1	0	1	0001
slt	1	0	1	0	1	0	1	0	0111

ALU control Formula




**Control Unit:** use Op0 to Op5 to mean the bit 0 to bit 5 of the opcode.



### Single Cycle

A naive implementation is to have all of the execution above within a single clock period. This means that we have to split a single clock cycle into 3 parts. One possibility is as follows to prevent reading storage element when it is being written.



**Problem:** clock speed has to accommodate the slowest instruction. Consider the following example:

#### Solution:

(a) **Multicycle:** break up the instruction into execution steps. The simplest one is really to just break it up to the same execution steps as the stage. So we have 5 steps for one instruction. What this means is that each instruction takes up to 5 execution steps where each execution step is 1 clock cycle.

**Advantage:** each clock cycle is smaller (i.e., faster) but each instruction takes more clock cycle to execute. This may be advantageous if each instructions can take variable number of clock cycles to complete.

(b) **Pipelining:** Similar to multicycle, but we take further steps to optimise. Consider what happens when we are currently executing the ALU stage. Note that the instruction memory is now idle! That is a waste of perfectly good component.