Systems Architecture I CS 281 Final Exam Fall 2020-21

Professor: C. Katsinis

Name:_										

### Instructions:

- The exam must be completed in 2 hours.
- The exam has TWO problems and is worth 100 points.
- The exam is closed-book but you may use the MIPS Reference sheets, the pseudoinstructions sheet and one page of your notes.
- Your answers must fit in ONE pdf file.
  - If you need to draw something, you can copy a page from the exam pdf file, edit it and include it in your pdf file with your answers, OR
  - Print the page with the diagram, write on it clearly, take a photo with your cell phone and include it in your pdf file.
  - Remember, the BBLearn exam page accepts only one pdf file.
- Make the name of this file equal to your last name followed by your first name.

## Problem 1 (50 points).

Start with the figure of the **non-pipelined (single-cycle) processor** and add the necessary hardware to execute the instruction

jalr rs

the operation of which is

$$ra = pc + 4$$
;  $pc = rs$ 

- Do not be concerned with the fact that the reference sheet shows pc+8 and assume pc+4.
- Describe any new, updated or deleted hardware, data lines and control signals.
   CLEARLY place your updates directly on the figure and describe your changes.
- Make sure you do not change the earlier functionality of the processor (the processor should still be able to correctly execute the instructions we studied in class).

# Problem 2 (50 points).

As you have noticed in our study of pipelines, hazard occur frequently. For example, compiling the following C code (which uses an array of pointers to store values in memory)

```
test1 ()
{
  int i, c, *p, *data[10];
  c = 13;
  i = 0;
  while (i < 10)
    {
     p = data[i];
     *p = c;
     i++;
    }
}</pre>
```

produces a code fragment like this

```
$L2:
```

```
lw $s0,0($v0) # p = data[i];
addiu $v0,$v0,4 #
sw $v1,0($s0) # *p = c;
bne $v0,$a1,$L2 #
```

### Notes:

- This is the code that represents the loop
- register v0 points to individual elements of array data[]
- the loop terminates when v0 points to the element after the last one in data[] (register a1 points to the element after the last one in data[])

### Questions:

- 1. Explain the progress of the lw and sw instructions in the pipeline.
- 2. Normally, the addiu instruction should appear after the sw instruction, since the i++ follows the \*p=c. Why does the compiler place the addiu instruction between the lw and sw instructions?
- 3. Does this loop execute correctly on our latest pipelined processor design (Figure 4-60)? Explain in detail.
- 4. If not, fix the hardware of the pipelined processor design starting with Figure 4-60, so that the lw and sw instructions in the loop are executed correctly. Show additional hardware in Figure 4-60 and explain the logical operations in detail. Make sure not to break earlier functionality.





