

4.1) 4.1.1: Instruction | Interpretation  
 AND Rd, Rs, Rt |  $\text{Reg}[Rd] = \text{Reg}[Rs] \text{ AND } \text{Reg}[Rt]$

Op code	ExtSel	B Src	OpSel	MemW	RegW	WBSrc	RegDst	PC Src
ALU	*	Reg	Func	no	yes	ALU	rd	pc+4

ALU operation is AND. OpSel tells the ALU to perform AND. B Src looks into the register. WBSrc is set to use the output of ALU. RegDst is rd. PC Src is PC+4 because of lack of jumps.

- 4.2:
- 1) Get instruction address
  - 2) Get operands from memory
  - 3) ALU performs AND
  - 4) Write to register

4.3: Data Memory doesn't produce an output. Branch produces an output, but is never used.



4.73

47.2: ALUop [1-0]: 00

4.7.3: New PC:  $PC + 4$

4.7.4: WReq Max: 2

ALU Max: 20 (00010100)

Mem|ALUMux;  $x$

Branch Mux:  $PC+4$

4.7.5: ALU: -3,00010100

Add(PC, 4): PC, 4

Add(Branch): PC+4, 01010000 (80)

4.7.6: Read Register 1: (cool) = 3

Bedd Register 2: 2 (00010)

Write Register: x1?


Write Data :  $x|?$

Reg Write : 0









ALUOp is determined by the instruction's **Op** field