

ASIC Design Laboratory

Lab 11

Evaluation Sheet

Fall 2020

Mg Account: _____
 Section: _____

Lab Setup	TA Initials	Date	Score
Lab 11 folder and provided files in Git	_____	_____	_____/1
Layout Process Analysis	TA Initials	Date	Score
What layers are used for supply ring bars:	_____	_____	_____/1
Horizontal? _____ Vertical? _____			
What are the widths of the supply ring bars and their spacing:	_____	_____	_____/1
Bar Width? _____ Bar Spacing? _____			
What is the spacing between the inner supply ring and the core area, and which prior command controls this?	_____	_____	_____/1
How did the design change after running 'place_cells.tcl'?	_____	_____	_____/1
What is a rough estimate for the core utilization?	_____	_____	_____/1

What changed after running 'sroute'? _____ /1

In what ways are the three metal layers typically used in the routing? _____ /1

What percentage of the core appears to be filled with cells after running 'final_route.tcl'? _____ /1

And which command do you think primarily resulted in the change? _____ /1

Performing Layout Timing Analysis

TA Initials Date Score

What are the starting and ending gate-level components of the critical path? _____ /1

How many combinational logic cells are in between? _____ /1

What are the starting and ending blocks (design modules) of the critical path? _____ /1

Is the synthesis critical path similar to the layout one? What are their respective delays? _____ /1

Pad/Pin Placement based Timing Adjustment

TA Initials Date Score

Reduced negative slack after IO-frame adjustment _____ /4

What change(s) were made and why do you think they resulted in the reduction? _____ /2

Total points for lab _____ /20