

SoC Module Design - Part 2

Basic SoC Bus protocols

Concepts:

Multicycle bus

Pipelined

Bus protocols

APB (a multicycle protocol)

AHB-lite (a pipelined protocol)


1

Updated 10/12/2020

1

Multicycle SOC bus

Simple, slow, similar to APB, 2+ cycles/transfer



“Master:” indicates lines driven by bus master.

“Slave:” indicates lines driven by slave device.

Read, Write, Idle, Read, Idle, Write forced to wait


2

Updated 10/12/2020

2

Pipelined SOC bus

similar to AHB or AHB-lite




High performance busses work this way for the simple read and write transactions, but they usually support more complex transaction types as well.

3

Updated 10/12/2020

3

AMBA 2.0



AMBA AHB

- * High performance
- * Pipelined operation
- * Multiple bus masters
- * Burst transfers
- * Split transactions

AMBA ASB

- * High performance
- * Pipelined operation
- * Multiple bus masters

AMBA APB

- * Low power
- * Latched address and control
- * Simple interface
- * Suitable for many peripherals

4

https://www.eecs.umich.edu/courses/eecs373/labs/lab3/IHI0024C_amba_apb_protocol_spec.pdf

APB signals & timing




Figure 2-1 Write transfer with no wait states

Copyright © 2003, 2004. ARM Limited. All rights reserved.

5

Updated 10/12/2020

5

APB




Figure 2-2 Write transfer with wait states

Copyright © 2003, 2004. ARM Limited. All rights reserved.

6

Updated 10/12/2020

6

APB




Figure 2-3 Read transfer with no wait states

Copyright © 2003, 2004. ARM Limited. All rights reserved.

7

Updated 10/12/2020

7

APB




Figure 2-4 Read transfer with wait states


Copyright © 2003, 2004. ARM Limited. All rights reserved.

8

Updated 10/12/2020

8

APB peripheral interface implementation



9

Updated 10/12/2020

9

AHB-lite timing




Figure 3-1 Read transfer




Figure 3-2 Write transfer

Copyright © 2001, 2006 ARM Limited. All rights reserved.

10

Updated 10/12/2020

10




Figure 3-3 Read transfer with wait states

Figure 3-4 shows a write transfer with one wait state.





Figure 3-4 Write transfer with wait state

11 Copyright © 2001, 2006 ARM Limited. All rights reserved.

11

AHB-lite peripheral interface



partial picture
of an AHB-lite
slave design

very similar to
APB, but
register on
write selects
enable
pipelining

12

Updated 10/12/2020

12