


## RCU state diagram

input: {startbit\_detected, packet\_done, framing\_err}

output: {timer\_en, sbc\_en, sbc\_clear, load\_buff}

input  
output



## RCU RTL Diagram.

input: {startbit\_detected, packet\_done, framing\_err}


output: {timer\_en, sbc\_en, sbc\_clear, load\_buff}

next state logic:


if S==S0, start bit detected, next state is S1, otherwise S0.  
 else if S==S1, packet transmission done, next state is S2, otherwise S1.  
 else if S==S2, next state is S0

output logic:

if S==S0, start bit detected, output= 1010, otherwise 0000  
 else if S == S1, packet\_done, output 1100, otherwise 1000  
 else if S==S2, framing\_err, output 0000, otherwise 0001



## Timer Block Diagram



clock divide logic:

count\_out < 5: clk = 1'b1  
 count\_out > 5: clk = 1'b0

