


RTL diagram: controller

note: the output logic and next state logic has been explained in state transition diagram. moore machine's output only depends on the current state.




input: {dr, lc, overflow}

output0: {cnt_up, clear, modwait, err} output1: {op, src1, src2, dest} (instruction)

output0: 4'b0000 when idle 4'b1010 when ldr_d 4'b0001 when err_idle

output1 is the opcode, src1, src2, dest, which is converted from the instruction shown in state transition diagram.



in[16] serves as EN signal of this module. when in[16] is 1, the input is a negative number. thus the conversion is need. otherwise the output is in [15:0]. assign out = (in [16]) ? \sim in [15:0] + 1 : in[15:0];