


note: for the purpose of reserving space, use rectangle to express some of the registers inside the module.

since the slave interface is combinational, no need to plot state diagram.

error logic: when err is true, assert hresp



always_comb: address_mapping
if hsel && hwwrite write data to reg.
if hsel && ~hwwrite read data from reg
else data_read = 0;

