Lecture 21: Peephole optimization

David Hovemeyer

November 27, 2023

601.428/628 Compilers and Interpreters



Today

► Peephole optimization

Peephole optimization

Code generation

- ▶ The main responsibility of a code generator is to generate working code
- ▶ It's ok to generate *inefficient* code, especially if it will be easy to remove the inefficiencies later
- ▶ But...how easy will it be to remove the inefficiences?

Peephole optimization

- ► A basic code generator will generate working code using specific idioms
- ► If these idioms are easy to recognize, we can replace them with better (more efficient) idioms!
 - ► Will this work?
 - ► Under what circumstances does replacing a code sequence preserve correctness?

Before

```
movq %rdx, %r10
imulq $8, %r10
movq %r10, %rsi
movq %r9, %r10
addq %rsi, %r10
movq %r10, %r8
movq (%r8), %rcx
```

After

```
movq (%r9,%rdx,8), %rcx
```

Pattern/transformation

```
// Simplify 64 bit ALU operations
pm(
 // match instructions
 // Operands:
 // A = first (left) source operand
 // B = temporary code register (probably %r10)
 // C = second (right) source operand
 // D = destination operand (probably an allocated temporary)
   matcher( m_opcode(MINS_MOVQ), { m_mreg(A), m_mreg(B) } ),
   matcher( m_opcode(MINS_MOVQ), { m_mreg(B), m_mreg(D) } ),
 },
 // rewrite
   gen( g opcode(MINS MOVQ), { g prev(A), g prev(D) } ),
   gen(g opcode(A), { g prev(C), g prev(D) }),
 },
 "B", // B must be dead
  "CD" // C and D must be different locations
),
```

```
movq %rdx, %r10
imulq $8, %r10
movq %r10, %rsi
```

is transformed into

movq %rdx, %rsi imulq \$8, %rsi

```
movq %r9, %r10
addq %rsi, %r10
movq %r10, %r8
```

is transformed into

movq %r9, %r8 addq %rsi, %r8

After transformations

```
movq %rdx, %rsi
imulq $8, %rsi
movq %r9, %r8
addq %rsi, %r8
movq (%r8), %rcx
```

Pattern/transformation

```
// Simplify 64 bit array loads with computed element address
pm(
 // match instructions
 // Operands:
  matcher( m opcode(MINS ADDQ), { m mreg(C), m mreg(E) } ),
  matcher( m opcode(MINS MOVQ), { m mreg mem(E), m mreg(F) } ),
 },
 // rewrite
  gen( g_opcode(MINS_MOVQ), { g_mreg_mem_idx(D, A, 8), g_prev(F) } ),
 },
 // make sure C and E are dead
 "CE"
),
```

is transformed into

movq (%r9,%rdx,8), %rcx

Before

```
movl %r14d, %r10d
cmpl $250000, %r10d
setl %r10b
movzbl %r10b, %r11d
movl %r11d, %r9d
cmpl $0, %r9d
jne .L10
```

After

```
cmpl $250000, %r14d
jl .L10
```

Pattern/transformation

```
simplify comparisons
pm(
  // match instructions
    matcher( m opcode(MINS MOVL), { m mreg(A), m mreg(B) } ),
    matcher( m_opcode(MINS_CMPL), { m_any(C), m_mreg(B) } ),
  },
  // rewrite
    gen( g_opcode(MINS_CMPL), { g_prev(C), g_prev(A) } ),
  },
  // make sure that B is dead
  "B"
),
```

After transformation

```
cmpl $250000, %r14d
setl %r10b
movzbl %r10b, %r11d
movl %r11d, %r9d
cmpl $0, %r9d
jne .L10
```

Pattern/transformation

```
// Simplify control flow (jump if true)
pm(
 // match instructions
  matcher( m opcode(MINS CMPL),
                    \{ m any(A), m any(B) \} ),
  matcher( m opcode(MINS SETL, 6, A), { m mreg(C) } ),
  matcher( m opcode(MINS JNE) ,
                    \{ m label(F) \} ),
 },
 // rewrite
  gen( g_opcode_j_from_set(A), { g_prev(F) } ),
 },
 // make sure that C. D. and E are dead
 "CDE"
),
```

```
cmpl
        $250000, %r14d
setl
        %r10b
movzbl %r10b, %r11d
        %r11d, %r9d
movl
        $0, %r9d
cmpl
jne
         .L10
is transformed into
        $250000, %r14d
cmpl
jl
         .L10
```

Preserving correctness

- ► When an idiom is simplified, some instructions assigning to register might be eliminated
- ➤ So, the transformation is only correct if those registers are not alive at the end of the idiom
- ► Solution: liveness dataflow analysis for machine registers
 - ▶ Don't apply transformation if any eliminated values will be needed elsewhere in the code
- ► In some cases it may be necessary to guarantee that matched operands are not the same
 - ► E.g., because the transformed code updates a register in a different way than the original code, so if that same register is used as a source operand, its value would be different than expected

Implementing peephole transformations

- ► These are local transformations (within basic block)
 - ▶ Build control-flow graph, transform each basic block
- Multiple rounds can be necessary
 - One transformation can enable another

Implementing peephole transformations (continued)

- ► Primary challenges:
 - Matching instruction sequences
 - ► Replacing matched sequence with replacement (substituting matched opcodes/operands as appropriate)
- ▶ Peephole optimization can be *very* effective at improving code quality
 - ► E.g., example 29:
 - ► After LVN+reg alloc, 0.46 s
 - ► With peephole optimization, 0.24s
- ► It feels like cheating!

Interaction with register allocation

- ► As implemented in the reference solution, the low-level peephole optimizer runs *after* regsiter allocation
- ▶ However, it can eliminate the use of some machine registers!
 - ▶ So, a machine register might be allocated but then not used
- ► Could register allocation be deferred until after low-level code generation?
 - ▶ Is a bit of a chicken-and-egg problem, since whether an operand is a machine register or memory location affects which instruction(s) can be emitted