AP1302 Register Reference

ON Semiconductor®

www.onsemi.com

AND9230/D

APPLICATION NOTE

INTRODUCTION

This reference document describes the AP1302 registers. Summary and detailed information are presented in separate sections:

* “Register Lists and Default Values” on page 2
* “Register Descriptions” on page 117

Note that AP1302 firmware is updated on a regular basis. New registers may be added as new features and improvements are implemented. It can happen that this document doesn't reflect all the latest changes. You can always find these latest register definitions within DevWare.

Reserved Registers

All the reserved bits should not be changed. The user must write the original values back when changing the registers.

How to Access Registers

The AP1302 is controlled by the host through the I2C or SPI interface where host processor is a master and AP1302 is a slave on the bus. I2C slave interface of AP1302 can supports Standard−mode (up to 100 kbps), Fast−mode (up to 400 kbps), Fast−mode Plus (up to 1 Mbps) and High speed mode (up to 3.4 Mbps).

The I2C slave ID can be configured as:

* 0x78 (write) and 0x79 (read) or
* 0x7A (write) and 0x7B (read)

To select the ID AP1302 checks GPIO[11] right after reset:

* GPIO[11] == 0: ID = 0x78/0x79
* GPIO[11] == 1: ID = 0x7A/0x7B

The Host sees the AP1302 through a 16−bit address space called Basic register space. Every I^2C access starts with 16−bit address, following by a read or write data transaction. Data transaction can consists of one or more bytes (each consecutive byte will be read from or written to incremented address from the address that was specified in the address transaction).

The Host can access the Advanced register space indirectly through the Basic register space. Four kilobytes of Basic register space are mapped to Advanced register space as shown in Figure 1 on page 1.



Figure 1. Advanced Register Space to Basic Register Space Mapping

Base address inside Advanced register space to which this 4 kb window is mapped is defined in Advanced space base pointer register.

Table 1. ADVANCED SPACE BASE POINTER REGISTER

BITS	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
FIELD	reserved												advanced_base			
RST	0x0												0x0			
R/W	rw												rw			
ADDR	0xf038															
SYNC	none															

Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FIELD	advanced_base															
RST	0x0															
R/W	rw															
ADDR	0xf03a															
SYNC	none															

Len	Bits	Name	Reset	Description
16	19:0	advanced_base	0x0	This field defines the Advanced system address that Basic page starting at 0xE000 is mapped to (used to map advanced address space).

NUMBER NOTATION

Numbers are represented as binary, hexadecimal or decimal numbers:

- Binary numbers are prefixed with letter b (for example: b1)
- Decimal numbers have no prefix
- Hexadecimal numbers are prefixed with 0x(for example.: 0xFFFF)

FIXED POINT NOTATION

The following notation is used to represent word length and radix point in a binary fixed− point numbers:

Signed numbers: s[integer bits].[fractional bits]

- For example, s2.13 represents a 16−bit number with 13 fractional bits, 2 integer bits and a sign bit.

Unsigned numbers: u[integer bits].[fractional bits]

- For example, u0.8 represents an 8−bit number with 8 fractional bits and 0 integer bits.

REGISTER INFORMATION IN DEVWARE

DevWare is a great tool to explore and at the same time experiment with AP1302 registers. You can use demo kit to evaluate functions critical for your project before designing your own system. We also highly recommends to design appropriate hardware adapters to use final camera module with demo kit. It is required for calibration and important for efficient debugging.

If you are not already familiar with AP1302 demo kit and DevWare software, please refer to AP1302 Developer Guide to get it up and running. Only the steps for getting register information are highlighted here.

To see the list of registers open the “Registers” window. Registers are divided into pages. You can select page from the drop down on the top of the window. To search through registers use Search function in the top right corner of the window.



Figure 2.

Clicking on the register name on the search dialog will open the register inside the Registers window.



Figure 3.

Once you have found the register, you can right click on it to access the description.



Figure 4.

Table 2. BASIC PREVIEW REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x2000	PREVIEW_WIDTH	dddd dddd dddd dddd	640 (0x0280)
R0x2002	PREVIEW_HEIGHT	dddd dddd dddd dddd	480 (0x01E0)
R0x2004	PREVIEW_ROI_X0	dddd dddd dddd dddd	0 (0x0000)
R0x2006	PREVIEW_ROI_Y0	dddd dddd dddd dddd	0 (0x0000)
R0x2008	PREVIEW_ROI_X1	dddd dddd dddd dddd	16384 (0x4000)
R0x200A	PREVIEW_ROI_Y1	dddd dddd dddd dddd	16384 (0x4000)
R0x200C	PREVIEW_ASPECT_FACTOR	dddd dddd dddd dddd	4096 (0x1000)
R0x200E	PREVIEW_LOCK	dddd dddd dddd dddd	0 (0x0000)
R0x2010	PREVIEW_ENABLE	dddd dddd dddd dddd	352 (0x0160)
R0x2012	PREVIEW_OUT_FMT	dddd dddd dddd dddd	80 (0x0050)
R0x2014	PREVIEW_SENSOR_MODE	dddd dddd dddd dddd	1 (0x0001)
R0x2016	PREVIEW_MIPI_CTRL	dddd dddd dddd dddd	12351 (0x303F)
R0x2018	PREVIEW_MIPI_II_CTRL	dddd dddd dddd dddd	127 (0x007F)
R0x201A	PREVIEW_MIPI_T_HS_EXIT	dddd dddd dddd dddd	0 (0x0000)
R0x201C	PREVIEW_LINE_TIME	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x2020	PREVIEW_MAX_FPS	dddd dddd dddd dddd	7680 (0x1E00)
R0x2022	PREVIEW_AE_USG	dddd dddd dddd dddd	2048 (0x0800)
R0x2024	PREVIEW_AE_UPPER_ET	dddd dddd dddd dddd dddd dddd dddd dddd	33000 (0x000080E8)
R0x2028	PREVIEW_AE_MAX_ET	dddd dddd dddd dddd dddd dddd dddd dddd	33000 (0x000080E8)
R0x202C	PREVIEW_SS	dddd dddd dddd dddd	1015 (0x03F7)
R0x2030	PREVIEW_HINF_CTRL	dddd dddd dddd dddd	0 (0x0000)
R0x2032	PREVIEW_HINF_SPOOF_W	dddd dddd dddd dddd	0 (0x0000)
R0x2034	PREVIEW_HINF_SPOOF_H	dddd dddd dddd dddd	0 (0x0000)
R0x2036	PREVIEW_HINF_CUT	dddd dddd dddd dddd	0 (0x0000)
R0x2050	PREVIEW_DIV_CPU	dddd dddd dddd dddd dddd dddd dddd dddd	65594 (0x0001003A)

Table 2. BASIC PREVIEW REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x2054	PREVIEW_DIV_IPIPE	dddd dddd dddd dddd dddd dddd dddd dddd	65594 (0x0001003A)
R0x2058	PREVIEW_DIV_SINF	dddd dddd dddd dddd dddd dddd dddd dddd	65564 (0x0001001C)
R0x205C	PREVIEW_DIV_HINF	dddd dddd dddd dddd dddd dddd dddd dddd	65564 (0x0001001C)
R0x2064	PREVIEW_DIV_HINF_MIPI	dddd dddd dddd dddd dddd dddd dddd dddd	65564 (0x0001001C)
R0x2068	PREVIEW_DIV_IP	dddd dddd dddd dddd dddd dddd dddd dddd	65594 (0x0001003A)
R0x206C	PREVIEW_DIV_SPI	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x2070	PREVIEW_DIV_PRI_SENSOR	dddd dddd dddd dddd dddd dddd dddd dddd	65564 (0x0001001C)
R0x2074	PREVIEW_DIV_SEC_SENSOR	dddd dddd dddd dddd dddd dddd dddd dddd	65564 (0x0001001C)
R0x2078	PREVIEW_AE_MIN_ET	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)

Table 3. BASIC SNAPSHOT REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x3000	SNAPSHOT_WIDTH	dddd dddd dddd dddd	0 (0x0000)
R0x3002	SNAPSHOT_HEIGHT	dddd dddd dddd dddd	0 (0x0000)
R0x3004	SNAPSHOT_ROI_X0	dddd dddd dddd dddd	0 (0x0000)
R0x3006	SNAPSHOT_ROI_Y0	dddd dddd dddd dddd	0 (0x0000)
R0x3008	SNAPSHOT_ROI_X1	dddd dddd dddd dddd	16384 (0x4000)
R0x300A	SNAPSHOT_ROI_Y1	dddd dddd dddd dddd	16384 (0x4000)
R0x300C	SNAPSHOT_ASPECT_FACTOR	dddd dddd dddd dddd	4096 (0x1000)
R0x300E	SNAPSHOT_LOCK	dddd dddd dddd dddd	187 (0x00BB)
R0x3010	SNAPSHOT_ENABLE	dddd dddd dddd dddd	0 (0x0000)
R0x3012	SNAPSHOT_OUT_FMT	dddd dddd dddd dddd	2 (0x0002)
R0x3014	SNAPSHOT_SENSOR_MODE	dddd dddd dddd dddd	0 (0x0000)
R0x3016	SNAPSHOT_MIPI_CTRL	dddd dddd dddd dddd	12351 (0x303F)
R0x3018	SNAPSHOT_MIPI_II_CTRL	dddd dddd dddd dddd	127 (0x007F)
R0x301A	SNAPSHOT_MIPI_T_HS_EXIT	dddd dddd dddd dddd	0 (0x0000)

Table 3. BASIC SNAPSHOT REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x301C	SNAPSHOT_LINE_TIME	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x3020	SNAPSHOT_MAX_FPS	dddd dddd dddd dddd	7680 (0x1E00)
R0x3022	SNAPSHOT_AE_USG	dddd dddd dddd dddd	2048 (0x0800)
R0x3024	SNAPSHOT_AE_UPPER_ET	dddd dddd dddd dddd dddd dddd dddd dddd	66000 (0x000101D0)
R0x3028	SNAPSHOT_AE_MAX_ET	dddd dddd dddd dddd dddd dddd dddd dddd	133000 (0x00020788)
R0x302C	SNAPSHOT_SS	dddd dddd dddd dddd	1015 (0x03F7)
R0x302E	SNAPSHOT_HINF_CTRL	dddd dddd dddd dddd	0 (0x0000)
R0x3030	SNAPSHOT_HINF_SPOOF_W	dddd dddd dddd dddd	0 (0x0000)
R0x3032	SNAPSHOT_HINF_SPOOF_H	dddd dddd dddd dddd	0 (0x0000)
R0x3034	SNAPSHOT_HINF_CUT	dddd dddd dddd dddd	0 (0x0000)
R0x3054	SNAPSHOT_DIV_CPU	dddd dddd dddd dddd dddd dddd dddd dddd	65594 (0x0001003A)
R0x3058	SNAPSHOT_DIV_IPIPE	dddd dddd dddd dddd dddd dddd dddd dddd	65594 (0x0001003A)
R0x305C	SNAPSHOT_DIV_SINF	dddd dddd dddd dddd dddd dddd dddd dddd	65564 (0x0001001C)
R0x3060	SNAPSHOT_DIV_HINF	dddd dddd dddd dddd dddd dddd dddd dddd	65564 (0x0001001C)
R0x3068	SNAPSHOT_DIV_HINF_MIPI	dddd dddd dddd dddd dddd dddd dddd dddd	65564 (0x0001001C)
R0x306C	SNAPSHOT_DIV_IP	dddd dddd dddd dddd dddd dddd dddd dddd	65594 (0x0001003A)
R0x3070	SNAPSHOT_DIV_SPI	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x3074	SNAPSHOT_DIV_PRI_SENSOR	dddd dddd dddd dddd dddd dddd dddd dddd	65564 (0x0001001C)
R0x3078	SNAPSHOT_DIV_SEC_SENSOR	dddd dddd dddd dddd dddd dddd dddd dddd	65564 (0x0001001C)
R0x307C	SNAPSHOT_AE_MIN_ET	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)

Table 4. BASIC VIDEO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x4000	VIDEO_WIDTH	dddd dddd dddd dddd	1920 (0x0780)
R0x4002	VIDEO_HEIGHT	dddd dddd dddd dddd	1080 (0x0438)

Table 4. BASIC VIDEO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x4004	VIDEO_ROI_X0	dddd dddd dddd dddd	0 (0x0000)
R0x4006	VIDEO_ROI_Y0	dddd dddd dddd dddd	0 (0x0000)
R0x4008	VIDEO_ROI_X1	dddd dddd dddd dddd	16384 (0x4000)
R0x400A	VIDEO_ROI_Y1	dddd dddd dddd dddd	16384 (0x4000)
R0x400C	VIDEO_ASPECT_FACTOR	dddd dddd dddd dddd	4096 (0x1000)
R0x400E	VIDEO_LOCK	dddd dddd dddd dddd	0 (0x0000)
R0x4010	VIDEO_ENABLE	dddd dddd dddd dddd	0 (0x0000)
R0x4012	VIDEO_OUT_FMT	dddd dddd dddd dddd	4176 (0x1050)
R0x4014	VIDEO_SENSOR_MODE	dddd dddd dddd dddd	1 (0x0001)
R0x4016	VIDEO_MIPI_CTRL	dddd dddd dddd dddd	12351 (0x303F)
R0x4018	VIDEO_MIPI_II_CTRL	dddd dddd dddd dddd	127 (0x007F)
R0x401A	VIDEO_MIPI_T_HS_EXIT	dddd dddd dddd dddd	0 (0x0000)
R0x401C	VIDEO_LINE_TIME	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x4020	VIDEO_MAX_FPS	dddd dddd dddd dddd	7680 (0x1E00)
R0x4022	VIDEO_AE_USG	dddd dddd dddd dddd	2048 (0x0800)
R0x4024	VIDEO_AE_UPPER_ET	dddd dddd dddd dddd dddd dddd dddd dddd	30000 (0x00007530)
R0x4028	VIDEO_AE_MAX_ET	dddd dddd dddd dddd dddd dddd dddd dddd	30000 (0x00007530)
R0x402C	VIDEO_SS	dddd dddd dddd dddd	1015 (0x03F7)
R0x4030	VIDEO_HINF_CTRL	dddd dddd dddd dddd	0 (0x0000)
R0x4032	VIDEO_HINF_SPOOF_W	dddd dddd dddd dddd	0 (0x0000)
R0x4034	VIDEO_HINF_SPOOF_H	dddd dddd dddd dddd	0 (0x0000)
R0x4036	VIDEO_HINF_CUT	dddd dddd dddd dddd	0 (0x0000)
R0x4050	VIDEO_DIV_CPU	dddd dddd dddd dddd dddd dddd dddd dddd	65594 (0x0001003A)
R0x4054	VIDEO_DIV_IPIPE	dddd dddd dddd dddd dddd dddd dddd dddd	65594 (0x0001003A)
R0x4058	VIDEO_DIV_SINF	dddd dddd dddd dddd dddd dddd dddd dddd	65564 (0x0001001C)

Table 4. BASIC VIDEO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x405C	VIDEO_DIV_HINF	dddd dddd dddd dddd dddd dddd dddd dddd	65564 (0x0001001C)
R0x4064	VIDEO_DIV_HINF_MIPI	dddd dddd dddd dddd dddd dddd dddd dddd	65564 (0x0001001C)
R0x4068	VIDEO_DIV_IP	dddd dddd dddd dddd dddd dddd dddd dddd	65594 (0x0001003A)
R0x406C	VIDEO_DIV_SPI	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x4070	VIDEO_DIV_PRI_SENSOR	dddd dddd dddd dddd dddd dddd dddd dddd	65564 (0x0001001C)
R0x4074	VIDEO_DIV_SEC_SENSOR	dddd dddd dddd dddd dddd dddd dddd dddd	65564 (0x0001001C)
R0x4078	VIDEO_AE_MIN_ET	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)

Table 5. BASIC CONTROL REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x1000	CTRL	dddd dddd dddd dddd	0 (0x0000)
R0x1008	ENABLE	dddd dddd dddd dddd dddd dddd dddd dddd	131039 (0x0001FFDF)
R0x100C	ORIENTATION	dddd dddd dddd dddd	0 (0x0000)
R0x100E	DZ_CURR_FCT	dddd dddd dddd dddd	256 (0x0100)
R0x1010	DZ_TGT_FCT	dddd dddd dddd dddd	256 (0x0100)
R0x1012	DZ_STEP_FCT	dddd dddd dddd dddd	32767 (0x7FFF)
R0x1014	OZ_CURR_FCT	dddd dddd dddd dddd	256 (0x0100)
R0x1016	SFX_MODE	dddd dddd dddd dddd	0 (0x0000)
R0x1018	JPEG_CTRL	dddd dddd dddd dddd	17641 (0x44E9)
R0x101A	JPEGQ_0_1	dddd dddd dddd dddd	0 (0x0000)
R0x101C	JPEGQ_2_3	dddd dddd dddd dddd	0 (0x0000)
R0x101E	JPEGQ_4_5	dddd dddd dddd dddd	0 (0x0000)
R0x1020	JPEGQ_6_7	dddd dddd dddd dddd	0 (0x0000)
R0x1022	JPEGQ_8_9	dddd dddd dddd dddd	0 (0x0000)
R0x1024	JPEGQ_10_11	dddd dddd dddd dddd	0 (0x0000)

Table 5. BASIC CONTROL REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x1026	JPEGQ_12_13	dddd dddd dddd dddd	0 (0x0000)
R0x1028	JPEGQ_14_15	dddd dddd dddd dddd	0 (0x0000)
R0x102A	JPEGQ_16_17	dddd dddd dddd dddd	0 (0x0000)
R0x102C	JPEGQ_18_19	dddd dddd dddd dddd	0 (0x0000)
R0x102E	JPEGQ_20_21	dddd dddd dddd dddd	0 (0x0000)
R0x1030	JPEGQ_22_23	dddd dddd dddd dddd	0 (0x0000)
R0x1032	JPEGQ_24_25	dddd dddd dddd dddd	0 (0x0000)
R0x1034	JPEGQ_26_27	dddd dddd dddd dddd	0 (0x0000)
R0x1036	JPEGQ_28_29	dddd dddd dddd dddd	0 (0x0000)
R0x1038	JPEGQ_30_31	dddd dddd dddd dddd	0 (0x0000)
R0x103A	JPEGQ_32_33	dddd dddd dddd dddd	0 (0x0000)
R0x103C	JPEGQ_34_35	dddd dddd dddd dddd	0 (0x0000)
R0x103E	JPEGQ_36_37	dddd dddd dddd dddd	0 (0x0000)
R0x1040	JPEGQ_38_39	dddd dddd dddd dddd	0 (0x0000)
R0x1042	JPEGQ_40_41	dddd dddd dddd dddd	0 (0x0000)
R0x1044	JPEGQ_42_43	dddd dddd dddd dddd	0 (0x0000)
R0x1046	JPEGQ_44_45	dddd dddd dddd dddd	0 (0x0000)
R0x1048	JPEGQ_46_47	dddd dddd dddd dddd	0 (0x0000)
R0x104A	JPEGQ_48_49	dddd dddd dddd dddd	0 (0x0000)
R0x104C	JPEGQ_50_51	dddd dddd dddd dddd	0 (0x0000)
R0x104E	JPEGQ_52_53	dddd dddd dddd dddd	0 (0x0000)
R0x1050	JPEGQ_54_55	dddd dddd dddd dddd	0 (0x0000)
R0x1052	JPEGQ_56_57	dddd dddd dddd dddd	0 (0x0000)
R0x1054	JPEGQ_58_59	dddd dddd dddd dddd	0 (0x0000)
R0x1056	JPEGQ_60_61	dddd dddd dddd dddd	0 (0x0000)

Table 5. BASIC CONTROL REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x1058	JPEGQ_62_63	dddd dddd dddd dddd	0 (0x0000)
R0x105A	JPEGQ_64_65	dddd dddd dddd dddd	0 (0x0000)
R0x105C	JPEGQ_66_67	dddd dddd dddd dddd	0 (0x0000)
R0x105E	JPEGQ_68_69	dddd dddd dddd dddd	0 (0x0000)
R0x1060	JPEGQ_70_71	dddd dddd dddd dddd	0 (0x0000)
R0x1062	JPEGQ_72_73	dddd dddd dddd dddd	0 (0x0000)
R0x1064	JPEGQ_74_75	dddd dddd dddd dddd	0 (0x0000)
R0x1066	JPEGQ_76_77	dddd dddd dddd dddd	0 (0x0000)
R0x1068	JPEGQ_78_79	dddd dddd dddd dddd	0 (0x0000)
R0x106A	JPEGQ_80_81	dddd dddd dddd dddd	0 (0x0000)
R0x106C	JPEGQ_82_83	dddd dddd dddd dddd	0 (0x0000)
R0x106E	JPEGQ_84_85	dddd dddd dddd dddd	0 (0x0000)
R0x1070	JPEGQ_86_87	dddd dddd dddd dddd	0 (0x0000)
R0x1072	JPEGQ_88_89	dddd dddd dddd dddd	0 (0x0000)
R0x1074	JPEGQ_90_91	dddd dddd dddd dddd	0 (0x0000)
R0x1076	JPEGQ_92_93	dddd dddd dddd dddd	0 (0x0000)
R0x1078	JPEGQ_94_95	dddd dddd dddd dddd	0 (0x0000)
R0x107A	JPEGQ_96_97	dddd dddd dddd dddd	0 (0x0000)
R0x107C	JPEGQ_98_99	dddd dddd dddd dddd	0 (0x0000)
R0x107E	JPEGQ_100_101	dddd dddd dddd dddd	0 (0x0000)
R0x1080	JPEGQ_102_103	dddd dddd dddd dddd	0 (0x0000)
R0x1082	JPEGQ_104_105	dddd dddd dddd dddd	0 (0x0000)
R0x1084	JPEGQ_106_107	dddd dddd dddd dddd	0 (0x0000)
R0x1086	JPEGQ_108_109	dddd dddd dddd dddd	0 (0x0000)
R0x1088	JPEGQ_110_111	dddd dddd dddd dddd	0 (0x0000)

Table 5. BASIC CONTROL REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x108A	JPEGQ_112_113	dddd dddd dddd dddd	0 (0x0000)
R0x108C	JPEGQ_114_115	dddd dddd dddd dddd	0 (0x0000)
R0x108E	JPEGQ_116_117	dddd dddd dddd dddd	0 (0x0000)
R0x1090	JPEGQ_118_119	dddd dddd dddd dddd	0 (0x0000)
R0x1092	JPEGQ_120_121	dddd dddd dddd dddd	0 (0x0000)
R0x1094	JPEGQ_122_123	dddd dddd dddd dddd	0 (0x0000)
R0x1096	JPEGQ_124_125	dddd dddd dddd dddd	0 (0x0000)
R0x1098	JPEGQ_126_127	dddd dddd dddd dddd	0 (0x0000)
R0x109A	JPEGQ_128_129	dddd dddd dddd dddd	0 (0x0000)
R0x109C	JPEGQ_130_131	dddd dddd dddd dddd	0 (0x0000)
R0x109E	JPEGQ_132_133	dddd dddd dddd dddd	0 (0x0000)
R0x10A0	JPEGQ_134_135	dddd dddd dddd dddd	0 (0x0000)
R0x10A2	JPEGQ_136_137	dddd dddd dddd dddd	0 (0x0000)
R0x10A4	JPEGQ_138_139	dddd dddd dddd dddd	0 (0x0000)
R0x10A6	JPEGQ_140_141	dddd dddd dddd dddd	0 (0x0000)
R0x10A8	JPEGQ_142_143	dddd dddd dddd dddd	0 (0x0000)
R0x10AA	JPEGQ_144_145	dddd dddd dddd dddd	0 (0x0000)
R0x10AC	JPEGQ_146_147	dddd dddd dddd dddd	0 (0x0000)
R0x10AE	JPEGQ_148_149	dddd dddd dddd dddd	0 (0x0000)
R0x10B0	JPEGQ_150_151	dddd dddd dddd dddd	0 (0x0000)
R0x10B2	JPEGQ_152_153	dddd dddd dddd dddd	0 (0x0000)
R0x10B4	JPEGQ_154_155	dddd dddd dddd dddd	0 (0x0000)
R0x10B6	JPEGQ_156_157	dddd dddd dddd dddd	0 (0x0000)
R0x10B8	JPEGQ_158_159	dddd dddd dddd dddd	0 (0x0000)
R0x10BA	JPEGQ_160_161	dddd dddd dddd dddd	0 (0x0000)

Table 5. BASIC CONTROL REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x10BC	JPEGQ_162_163	dddd dddd dddd dddd	0 (0x0000)
R0x10BE	JPEGQ_164_165	dddd dddd dddd dddd	0 (0x0000)
R0x10C0	JPEGQ_166_167	dddd dddd dddd dddd	0 (0x0000)
R0x10C2	JPEGQ_168_169	dddd dddd dddd dddd	0 (0x0000)
R0x10C4	JPEGQ_170_171	dddd dddd dddd dddd	0 (0x0000)
R0x10C6	JPEGQ_172_173	dddd dddd dddd dddd	0 (0x0000)
R0x10C8	JPEGQ_174_175	dddd dddd dddd dddd	0 (0x0000)
R0x10CA	JPEGQ_176_177	dddd dddd dddd dddd	0 (0x0000)
R0x10CC	JPEGQ_178_179	dddd dddd dddd dddd	0 (0x0000)
R0x10CE	JPEGQ_180_181	dddd dddd dddd dddd	0 (0x0000)
R0x10D0	JPEGQ_182_183	dddd dddd dddd dddd	0 (0x0000)
R0x10D2	JPEGQ_184_185	dddd dddd dddd dddd	0 (0x0000)
R0x10D4	JPEGQ_186_187	dddd dddd dddd dddd	0 (0x0000)
R0x10D6	JPEGQ_188_189	dddd dddd dddd dddd	0 (0x0000)
R0x10D8	JPEGQ_190_191	dddd dddd dddd dddd	0 (0x0000)
R0x10DA	JPEGQ_192_193	dddd dddd dddd dddd	0 (0x0000)
R0x10DC	JPEGQ_194_195	dddd dddd dddd dddd	0 (0x0000)
R0x10DE	JPEGQ_196_197	dddd dddd dddd dddd	0 (0x0000)
R0x10E0	JPEGQ_198_199	dddd dddd dddd dddd	0 (0x0000)
R0x10E2	JPEGQ_200_201	dddd dddd dddd dddd	0 (0x0000)
R0x10E4	JPEGQ_202_203	dddd dddd dddd dddd	0 (0x0000)
R0x10E6	JPEGQ_204_205	dddd dddd dddd dddd	0 (0x0000)
R0x10E8	JPEGQ_206_207	dddd dddd dddd dddd	0 (0x0000)
R0x10EA	JPEGQ_208_209	dddd dddd dddd dddd	0 (0x0000)
R0x10EC	JPEGQ_210_211	dddd dddd dddd dddd	0 (0x0000)

Table 5. BASIC CONTROL REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x10EE	JPEGQ_212_213	dddd dddd dddd dddd	0 (0x0000)
R0x10F0	JPEGQ_214_215	dddd dddd dddd dddd	0 (0x0000)
R0x10F2	JPEGQ_216_217	dddd dddd dddd dddd	0 (0x0000)
R0x10F4	JPEGQ_218_219	dddd dddd dddd dddd	0 (0x0000)
R0x10F6	JPEGQ_220_221	dddd dddd dddd dddd	0 (0x0000)
R0x10F8	JPEGQ_222_223	dddd dddd dddd dddd	0 (0x0000)
R0x10FA	JPEGQ_224_225	dddd dddd dddd dddd	0 (0x0000)
R0x10FC	JPEGQ_226_227	dddd dddd dddd dddd	0 (0x0000)
R0x10FE	JPEGQ_228_229	dddd dddd dddd dddd	0 (0x0000)
R0x1100	JPEGQ_230_231	dddd dddd dddd dddd	0 (0x0000)
R0x1102	JPEGQ_232_233	dddd dddd dddd dddd	0 (0x0000)
R0x1104	JPEGQ_234_235	dddd dddd dddd dddd	0 (0x0000)
R0x1106	JPEGQ_236_237	dddd dddd dddd dddd	0 (0x0000)
R0x1108	JPEGQ_238_239	dddd dddd dddd dddd	0 (0x0000)
R0x110A	JPEGQ_240_241	dddd dddd dddd dddd	0 (0x0000)
R0x110C	JPEGQ_242_243	dddd dddd dddd dddd	0 (0x0000)
R0x110E	JPEGQ_244_245	dddd dddd dddd dddd	0 (0x0000)
R0x1110	JPEGQ_246_247	dddd dddd dddd dddd	0 (0x0000)
R0x1112	JPEGQ_248_249	dddd dddd dddd dddd	0 (0x0000)
R0x1114	JPEGQ_250_251	dddd dddd dddd dddd	0 (0x0000)
R0x1116	JPEGQ_252_253	dddd dddd dddd dddd	0 (0x0000)
R0x1118	JPEGQ_254_255	dddd dddd dddd dddd	0 (0x0000)
R0x111A	JPEG_FIFO_LEVEL_TH	dddd dddd dddd dddd	65535 (0xFFFF)
R0x111C	JPEG_TARGET_SIZE	dddd dddd dddd dddd dddd dddd dddd dddd	268435456 (0x10000000)
R0x1120	JPEG_AUTO_REDUCE	dddd dddd dddd dddd	257 (0x0101)

Table 5. BASIC CONTROL REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x1124	OSD_SATRM_CTRL	dddd dddd dddd dddd	8447 (0x20FF)
R0x1126	OSD_TEXT_CTRL	dddd dddd dddd dddd	0 (0x0000)
R0x1128	OSD_TEXT_SCALE_FACTORS	dddd dddd dddd dddd	4112 (0x1010)
R0x112A	OSD_TEXT_POSITION	dddd dddd dddd dddd	0 (0x0000)
R0x112C	OSD_TEXT_0_1	dddd dddd dddd dddd	65 (0x0041)
R0x112E	OSD_TEXT_2_3	dddd dddd dddd dddd	112 (0x0070)
R0x1130	OSD_TEXT_4_5	dddd dddd dddd dddd	116 (0x0074)
R0x1132	OSD_TEXT_6_7	dddd dddd dddd dddd	105 (0x0069)
R0x1134	OSD_TEXT_8_9	dddd dddd dddd dddd	110 (0x006E)
R0x1136	OSD_TEXT_10_11	dddd dddd dddd dddd	97 (0x0061)
R0x1138	OSD_TEXT_12_13	dddd dddd dddd dddd	32 (0x0020)
R0x113A	OSD_TEXT_14_15	dddd dddd dddd dddd	73 (0x0049)
R0x113C	OSD_TEXT_16_17	dddd dddd dddd dddd	67 (0x0043)
R0x113E	OSD_TEXT_18_19	dddd dddd dddd dddd	80 (0x0050)
R0x1140	OSD_TEXT_20_21	dddd dddd dddd dddd	0 (0x0000)
R0x1142	OSD_TEXT_22_23	dddd dddd dddd dddd	0 (0x0000)
R0x1144	OSD_TEXT_24_25	dddd dddd dddd dddd	0 (0x0000)
R0x1146	OSD_TEXT_26_27	dddd dddd dddd dddd	0 (0x0000)
R0x1148	OSD_TEXT_28_29	dddd dddd dddd dddd	0 (0x0000)
R0x114A	OSD_TEXT_30_31	dddd dddd dddd dddd	0 (0x0000)
R0x114E	S2_SMILE_TH	dddd dddd dddd dddd	40 (0x0028)
R0x1150	BRAC_NUM_STEPS	dddd dddd dddd dddd	0 (0x0000)
R0x1152	BRAC_STEP	dddd dddd dddd dddd	50 (0x0032)
R0x1154	JPEG_COMPRESSION_RATIO	dddd dddd dddd dddd	128 (0x0080)
R0x1156	BRAC_PARAM_SEL	dddd dddd dddd dddd	0 (0x0000)

Table 5. BASIC CONTROL REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x1158	BRAC_DUP	dddd dddd dddd dddd	0 (0x0000)
R0x115A	S2_FACE_CNT_TH	dddd dddd dddd dddd	0 (0x0000)
R0x115C	S2_WAIT	dddd dddd dddd dddd	0 (0x0000)
R0x115E	OZ_TGT_FCT	dddd dddd dddd dddd	256 (0x0100)
R0x1160	INTERLEAVE0_BLOCK_SIZE	dddd dddd dddd dddd	0 (0x0000)
R0x1162	INTERLEAVE1_BLOCK_SIZE	dddd dddd dddd dddd	0 (0x0000)
R0x1164	BUBBLE_OUT_FMT	dddd dddd dddd dddd	80 (0x0050)
R0x1166	BUBBLE_X0	dddd dddd dddd dddd	4096 (0x1000)
R0x1168	BUBBLE_Y0	dddd dddd dddd dddd	4096 (0x1000)
R0x116A	BUBBLE_X1	dddd dddd dddd dddd	12288 (0x3000)
R0x116C	BUBBLE_Y1	dddd dddd dddd dddd	12288 (0x3000)
R0x116E	BUBBLE_WIDTH	dddd dddd dddd dddd	320 (0x0140)
R0x1170	BUBBLE_HEIGHT	dddd dddd dddd dddd	240 (0x00F0)
R0x1174	SS_HEAD_POINTER_0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x1178	SS_HEAD_POINTER_1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x117C	SS_HEAD_POINTER_2	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x1180	SS_HEAD_POINTER_3	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x1184	ATOMIC	dddd dddd dddd dddd	0 (0x0000)
R0x1186	TRIGGER_CTRL	dddd dddd dddd dddd	897 (0x0381)
R0x1188	TRIGGER_OFFSET	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x118C	DZ_CENTER_X	dddd dddd dddd dddd	128 (0x0080)
R0x118E	DZ_CENTER_Y	dddd dddd dddd dddd	128 (0x0080)
R0x1190	BUBBLE_DZ_TGT_FCT	dddd dddd dddd dddd	256 (0x0100)
R0x1192	BUBBLE_DZ_CENTER_X	dddd dddd dddd dddd	128 (0x0080)
R0x1194	BUBBLE_DZ_CENTER_Y	dddd dddd dddd dddd	128 (0x0080)

Table 5. BASIC CONTROL REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0xE000	REG_ADV_START	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0xF038	ADVANCED_BASE	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0xF052	SIPS_CRC	dddd dddd dddd dddd	0 (0x0000)
R0xF056	SIPS_FILTER	dddd dddd dddd dddd	0 (0x0000)

Table 6. BASIC SYSTEM REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x6000	DBG	dddd dddd dddd dddd	3840 (0x0F00)
R0x6002	BOOTDATA_STAGE	dddd dddd dddd dddd	0 (0x0000)
R0x6004	WARNING_0	dddd dddd dddd dddd	0 (0x0000)
R0x6006	WARNING_1	dddd dddd dddd dddd	0 (0x0000)
R0x6008	WARNING_2	dddd dddd dddd dddd	0 (0x0000)
R0x600A	WARNING_3	dddd dddd dddd dddd	0 (0x0000)
R0x600C	SENSOR_SELECT	dddd dddd dddd dddd	1040 (0x0410)
R0x600E	SENSOR_FSM_DELAY	dddd dddd dddd dddd	1966 (0x07AE)
R0x6010	SCRIPT1_ADR	dddd dddd dddd dddd	0 (0x0000)
R0x6012	SCRIPT2_ADR	dddd dddd dddd dddd	0 (0x0000)
R0x6014	SCRIPT3_ADR	dddd dddd dddd dddd	0 (0x0000)
R0x6016	SCRATCHPAD_SIZE	dddd dddd dddd dddd	8192 (0x2000)
R0x6018	DRIVER_ENABLE	dddd dddd dddd dddd	0 (0x0000)
R0x601A	SYS_START	dddd dddd dddd dddd	0 (0x0000)
R0x601C	PATCH_ADR	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x6020	SENSOR_INPUT_FREQ_EXTERNAL	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x6024	SYSTEM_FREQ_IN	dddd dddd dddd dddd dddd dddd dddd dddd	3276800 (0x00320000)
R0x6028	SIPM_FREQ	dddd dddd dddd dddd dddd dddd dddd dddd	26214 (0x00006666)
R0x602C	PLL_0_DIV	dddd dddd dddd dddd dddd dddd dddd dddd	2622208 (0x00280300)

Table 6. BASIC SYSTEM REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x6030	PLL_0_SS	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x6034	PLL_0_LOCK_CNT	dddd dddd dddd dddd	16384 (0x4000)
R0x6038	PLL_1_DIV	dddd dddd dddd dddd dddd dddd dddd dddd	2622208 (0x00280300)
R0x603C	PLL_1_SS	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x6040	PLL_1_LOCK_CNT	dddd dddd dddd dddd	16384 (0x4000)
R0x6042	TP_R_COLOR	dddd dddd dddd dddd	511 (0x01FF)
R0x6044	TP_GR_COLOR	dddd dddd dddd dddd	511 (0x01FF)
R0x6046	TP_B_COLOR	dddd dddd dddd dddd	511 (0x01FF)
R0x6048	TP_GB_COLOR	dddd dddd dddd dddd	511 (0x01FF)
R0x604A	PRIMARY_SENSOR_SIP	dddd dddd dddd dddd	876 (0x036C)
R0x604C	SECONDARY_SENSOR_SIP	dddd dddd dddd dddd	876 (0x036C)
R0x604E	PRIMARY_ACTUATOR_SIP	dddd dddd dddd dddd	24 (0x0018)
R0x6050	ACT_DAMPER_V0	dddd dddd dddd dddd	4096 (0x1000)
R0x6052	ACT_DAMPER_V1	dddd dddd dddd dddd	4096 (0x1000)
R0x6054	ACT_DAMPER_T0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x6058	ACT_DAMPER_T1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x605C	ACT_ABS_MTIME	dddd dddd dddd dddd dddd dddd dddd dddd	40000 (0x00009C40)
R0x6060	ACT_REL_MTIME	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x6064	ACT_ALPHA	dddd dddd dddd dddd	256 (0x0100)
R0x6066	ACT_CTRL_0	dddd dddd dddd dddd	0 (0x0000)
R0x6068	ACT_CTRL_1	dddd dddd dddd dddd	0 (0x0000)
R0x607A	ACT_LUT_0	dddd dddd dddd dddd	0 (0x0000)
R0x607C	ACT_LUT_1	dddd dddd dddd dddd	48 (0x0030)
R0x607E	ACT_LUT_2	dddd dddd dddd dddd	96 (0x0060)
R0x6080	ACT_LUT_3	dddd dddd dddd dddd	144 (0x0090)

Table 6. BASIC SYSTEM REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x6082	ACT_LUT_4	dddd dddd dddd dddd	192 (0x00C0)
R0x6084	ACT_LUT_5	dddd dddd dddd dddd	240 (0x00F0)
R0x6086	ACT_LUT_6	dddd dddd dddd dddd	288 (0x0120)
R0x6088	ACT_LUT_7	dddd dddd dddd dddd	336 (0x0150)
R0x608A	ACT_LUT_8	dddd dddd dddd dddd	384 (0x0180)
R0x608C	ACT_LUT_9	dddd dddd dddd dddd	432 (0x01B0)
R0x608E	ACT_LUT_10	dddd dddd dddd dddd	480 (0x01E0)
R0x6090	ACT_LUT_11	dddd dddd dddd dddd	528 (0x0210)
R0x6092	ACT_LUT_12	dddd dddd dddd dddd	576 (0x0240)
R0x6094	ACT_LUT_13	dddd dddd dddd dddd	624 (0x0270)
R0x6096	ACT_LUT_14	dddd dddd dddd dddd	672 (0x02A0)
R0x6098	ACT_LUT_15	dddd dddd dddd dddd	720 (0x02D0)
R0x609A	ACT_LUT_16	dddd dddd dddd dddd	768 (0x0300)
R0x609C	CON_RP	dddd dddd dddd dddd	65535 (0xFFFF)
R0x609E	CON_SIZE_MAN	dddd dddd dddd dddd	512 (0x0200)
R0x60A0	DMA_SRC	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x60A4	DMA_DST	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x60A8	DMA_SIZE	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x60AC	DMA_CTRL	dddd dddd dddd dddd	0 (0x0000)
R0x60AE	SCRIPT_I2C	dddd dddd dddd dddd	378 (0x017A)
R0x60B0	SENSOR0_CONF_0	dddd dddd dddd dddd	0 (0x0000)
R0x60B2	SENSOR0_CONF_1	dddd dddd dddd dddd	0 (0x0000)
R0x60B4	SENSOR0_CONF_2	dddd dddd dddd dddd	0 (0x0000)
R0x60B6	SENSOR0_CONF_3	dddd dddd dddd dddd	0 (0x0000)
R0x60B8	SENSOR0_CONF_4	dddd dddd dddd dddd	0 (0x0000)

Table 6. BASIC SYSTEM REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x60BA	SENSOR0_CONF_5	dddd dddd dddd dddd	0 (0x0000)
R0x60BC	SENSOR0_CONF_6	dddd dddd dddd dddd	0 (0x0000)
R0x60BE	SENSOR0_CONF_7	dddd dddd dddd dddd	0 (0x0000)
R0x60C0	SENSOR1_CONF_0	dddd dddd dddd dddd	0 (0x0000)
R0x60C2	SENSOR1_CONF_1	dddd dddd dddd dddd	0 (0x0000)
R0x60C4	SENSOR1_CONF_2	dddd dddd dddd dddd	0 (0x0000)
R0x60C6	SENSOR1_CONF_3	dddd dddd dddd dddd	0 (0x0000)
R0x60C8	SENSOR1_CONF_4	dddd dddd dddd dddd	0 (0x0000)
R0x60CA	SENSOR1_CONF_5	dddd dddd dddd dddd	0 (0x0000)
R0x60CC	SENSOR1_CONF_6	dddd dddd dddd dddd	0 (0x0000)
R0x60CE	SENSOR1_CONF_7	dddd dddd dddd dddd	0 (0x0000)
R0x60D0	DBG_STATS_CTRL	dddd dddd dddd dddd	1 (0x0001)
R0x60D2	DBG_STATS_X0	dddd dddd dddd dddd	6635 (0x19EB)
R0x60D4	DBG_STATS_Y0	dddd dddd dddd dddd	6144 (0x1800)
R0x60D6	DBG_STATS_X1	dddd dddd dddd dddd	9748 (0x2614)
R0x60D8	DBG_STATS_Y1	dddd dddd dddd dddd	10240 (0x2800)
R0x60DA	SCRIPT_CUSTOM_ADR	dddd dddd dddd dddd	0 (0x0000)
R0x60DC	SCRIPT_CUSTOM_CTRL	dddd dddd dddd dddd	0 (0x0000)
R0x60DE	TRIG	dddd dddd dddd dddd	0 (0x0000)
R0x60E0	PWM_CTRL	dddd dddd dddd dddd	0 (0x0000)
R0x60E2	PWM_DUTY_CYCLE	dddd dddd dddd dddd	0 (0x0000)
R0x60E4	PWM_PERIOD	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x60E8	FRAME_PERIOD	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x60F0	TRIGGER_CENTER_EXPOSURE	dddd dddd dddd dddd	32768 (0x8000)
R0x60F2	TRIGGER_CENTER_READOUT	dddd dddd dddd dddd	32768 (0x8000)

Table 6. BASIC SYSTEM REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x60F4	TRIGGER_OFFSET_REL_PERIOD	dddd dddd dddd dddd	0 (0x0000)
R0x60F6	TRIGGER_OFFSET_REL_ACTIVE	dddd dddd dddd dddd	0 (0x0000)
R0x60F8	TRIGGER_PERIOD_MIN_ET	dddd dddd dddd dddd	0 (0x0000)
R0x60FA	TRIGGER_PERIOD_UPPER_ET	dddd dddd dddd dddd	0 (0x0000)
R0x60FC	TRIGGER_PERIOD_MAX_ET	dddd dddd dddd dddd	0 (0x0000)
R0x60FE	TRIGGER_PERIOD_MANUAL_ET	dddd dddd dddd dddd	0 (0x0000)
R0x6100	TRIGGER_ACTIVE_MIN_ET	dddd dddd dddd dddd	0 (0x0000)
R0x6102	TRIGGER_ACTIVE_UPPER_ET	dddd dddd dddd dddd	0 (0x0000)
R0x6104	TRIGGER_ACTIVE_MAX_ET	dddd dddd dddd dddd	0 (0x0000)
R0x6106	TRIGGER_ACTIVE_MANUAL_ET	dddd dddd dddd dddd	0 (0x0000)
R0x6108	TRIGGER_IGNORE_NR	dddd dddd dddd dddd	0 (0x0000)
R0x610A	TRIGGER_HOLDOFF_REL	dddd dddd dddd dddd	0 (0x0000)
R0x610C	TRIGGER_HOLDOFF_ABS	dddd dddd dddd dddd	2500 (0x09C4)
R0x610E	TRIGGER_STALLING_OVERHEAD	dddd dddd dddd dddd	2000 (0x07D0)
R0x6110	TRIGGER_STALLING_TH	dddd dddd dddd dddd	0 (0x0000)
R0x6112	TRIGGER_MAX_MISMATCH	dddd dddd dddd dddd	20 (0x0014)
R0x6114	TRIGGER_CTRL2	dddd dddd dddd dddd	0 (0x0000)
R0x6116	TRIGGER_MAX_MISMATCH_REL_ET	dddd dddd dddd dddd	25 (0x0019)
R0x6124	MIN_FW_BLANK_TIME	dddd dddd dddd dddd	0 (0x0000)
R0x6126	TIMESTAMP_CTRL	dddd dddd dddd dddd	776 (0x0308)
R0x6128	TIMESTAMP_SEC	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x612C	TIMESTAMP_SEC_FRAC	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x6130	LED_DRIVER	dddd dddd dddd dddd	0 (0x0000)
R0x6132	THROUGHPUT_LIMIT	dddd dddd dddd dddd	0 (0x0000)
R0x6134	BOOTDATA_CHECKSUM	dddd dddd dddd dddd	0 (0x0000)

Table 6. BASIC SYSTEM REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x6136	PDAF_TABLE_SC_ADR	dddd dddd dddd dddd	0 (0x0000)
R0x6138	PDAF_TABLE_REC_TOL_ADR	dddd dddd dddd dddd	0 (0x0000)
R0x613A	OIS_CTRL	dddd dddd dddd dddd	0 (0x0000)
R0x613C	OIS_X	dddd dddd dddd dddd	0 (0x0000)
R0x613E	OIS_Y	dddd dddd dddd dddd	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0000	CHIP_VERSION_REG	???? ???? ???? ????	613 (0x0265)
R0x0002	FRAME_CNT	???? ???? ???? ????	0 (0x0000)
R0x0004	MANUFACTURER_ID	???? ???? ???? ????	6 (0x0006)
R0x0006	ERROR	???? ???? ???? ????	0 (0x0000)
R0x0008	ERR_FILE	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x000C	ERR_LINE	???? ???? ???? ????	0 (0x0000)
R0x000E	CON_WP	???? ???? ???? ????	0 (0x0000)
R0x0010	CON_SIZE	???? ???? ???? ????	512 (0x0200)
R0x0012	CON_BASE	???? ???? ???? ????	0 (0x0000)
R0x0014	SIPM_ERR_0	???? ???? ???? ????	0 (0x0000)
R0x0016	SIPM_ERR_1	???? ???? ???? ????	0 (0x0000)
R0x0018	DBG_STATS_R	???? ???? ???? ????	0 (0x0000)
R0x001A	DBG_STATS_G	???? ???? ???? ????	0 (0x0000)
R0x001C	DBG_STATS_B	???? ???? ???? ????	0 (0x0000)
R0x001E	DBG_STATS_L	???? ???? ???? ????	0 (0x0000)
R0x0020	DBG_STATS_QX	???? ???? ???? ????	0 (0x0000)
R0x0022	DBG_STATS_QY	???? ???? ???? ????	0 (0x0000)
R0x003E	PROF_ID	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0040	PROF_REVISION_NUMBER	???? ???? ???? ????	0 (0x0000)
R0x0042	FW_ID	???? ???? ???? ????	0 (0x0000)
R0x0044	HINF_STATUS	???? ???? ???? ????	0 (0x0000)
R0x0046	TIMING_STATUS	???? ???? ???? ????	0 (0x0000)
R0x004E	FW_REVISION_NUMBER	???? ???? ???? ????	0 (0x0000)
R0x0050	REVISION_NUMBER	???? ???? ???? ????	512 (0x0200)
R0x0052	FW_FEATURES_FLAGS	???? ???? ???? ????	0 (0x0000)
R0x0054	CPU_FREQ	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0058	IPIPE_FREQ	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x005C	SINF_FREQ	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0060	HINF_FREQ	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0068	HINF_MIPI_FREQ	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x006C	IP_FREQ	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0070	SPI_FREQ	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0074	SENSOR_INPUT_FREQ	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0078	SENSOR_PIXEL_FREQ	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x007C	SENSOR_OUTPUT_FREQ	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0080	CURRENT_CTRL	???? ???? ???? ????	0 (0x0000)
R0x0082	CURRENT_MODE	???? ???? ???? ????	0 (0x0000)
R0x0084	OUT0_WIDTH	???? ???? ???? ????	0 (0x0000)
R0x0086	OUT0_HEIGHT	???? ???? ???? ????	0 (0x0000)
R0x0088	OUT0_FMT	???? ???? ???? ????	0 (0x0000)
R0x008A	OUT0_ENABLED	???? ???? ???? ????	0 (0x0000)
R0x008C	OUT0_SF_X	???? ???? ???? ????	0 (0x0000)
R0x008E	OUT0_SF_Y	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0092	OUT1_WIDTH	???? ???? ???? ????	0 (0x0000)
R0x0094	OUT1_HEIGHT	???? ???? ???? ????	0 (0x0000)
R0x0096	OUT1_FMT	???? ???? ???? ????	0 (0x0000)
R0x0098	OUT1_ENABLED	???? ???? ???? ????	0 (0x0000)
R0x009A	OUT1_SF_X	???? ???? ???? ????	0 (0x0000)
R0x009C	OUT1_SF_Y	???? ???? ???? ????	0 (0x0000)
R0x00A0	OUT2_WIDTH	???? ???? ???? ????	0 (0x0000)
R0x00A2	OUT2_HEIGHT	???? ???? ???? ????	0 (0x0000)
R0x00A4	OUT1_ROI_OUT0_X0	???? ???? ???? ????	0 (0x0000)
R0x00A6	OUT1_ROI_OUT0_Y0	???? ???? ???? ????	0 (0x0000)
R0x00A8	OUT1_ROI_OUT0_X1	???? ???? ???? ????	0 (0x0000)
R0x00AA	OUT1_ROI_OUT0_Y1	???? ???? ???? ????	0 (0x0000)
R0x00AC	OUT2_ROI_OUT0_X0	???? ???? ???? ????	0 (0x0000)
R0x00AE	OUT2_ROI_OUT0_Y0	???? ???? ???? ????	0 (0x0000)
R0x00B0	OUT2_ROI_OUT0_X1	???? ???? ???? ????	0 (0x0000)
R0x00B2	OUT2_ROI_OUT0_Y1	???? ???? ???? ????	0 (0x0000)
R0x00B4	OUT2_ROI_OUT1_X0	???? ???? ???? ????	0 (0x0000)
R0x00B6	OUT2_ROI_OUT1_Y0	???? ???? ???? ????	0 (0x0000)
R0x00B8	OUT2_ROI_OUT1_X1	???? ???? ???? ????	0 (0x0000)
R0x00BA	OUT2_ROI_OUT1_Y1	???? ???? ???? ????	0 (0x0000)
R0x00BE	SENSOR_TYPE	???? ???? ???? ????	12 (0x000C)
R0x00C0	SENSOR_WIDTH_PHY	???? ???? ???? ????	65534 (0xFFFE)
R0x00C2	SENSOR_HEIGHT_PHY	???? ???? ???? ????	65534 (0xFFFE)
R0x00C4	SENSOR_WIDTH	???? ???? ???? ????	0 (0x0000)
R0x00C6	SENSOR_HEIGHT	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x00C8	SENSOR_X0	???? ???? ???? ????	0 (0x0000)
R0x00CA	SENSOR_Y0	???? ???? ???? ????	0 (0x0000)
R0x00CC	SENSOR_X1	???? ???? ???? ????	0 (0x0000)
R0x00CE	SENSOR_Y1	???? ???? ???? ????	0 (0x0000)
R0x00D0	SENSOR_SELECT_CUR	???? ???? ???? ????	3991 (0x0F97)
R0x00D2	SENSOR_ADR	???? ???? ???? ????	876 (0x036C)
R0x00D4	SENSOR_LINE_TIME_CLK	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00D8	SENSOR_LINE_TIME	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00DC	SENSOR_FRAME_TIME_CLK	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00E0	SENSOR_FRAME_TIME	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00E4	SENSOR_EXP_TIME_CLK	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00E8	SENSOR_EXP_TIME	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00EC	SENSOR_EXP_TIME_IHDR_CLK	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00F0	SENSOR_EXP_TIME_IHDR	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00F4	SENSOR_GAIN	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00F8	SENSOR_TOTAL_FRAME_TIME_CLK	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00FC	SENSOR_TOTAL_FRAME_TIME	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0100	STATISTICS_ACT_POS	???? ???? ???? ????	0 (0x0000)
R0x0102	STATISTICS_PREV_ACT_POS	???? ???? ???? ????	0 (0x0000)
R0x0104	STATISTICS_ACT_STATUS_PREV_ACT_STATUS	???? ???? ???? ????	0 (0x0000)
R0x0106	STATISTICS_AF_STATS_SLOT_PREV_AF_STATS_SLOT	???? ???? ???? ????	0 (0x0000)
R0x0108	STATISTICS_EW_AVGE_0	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x010C	STATISTICS_EW_AVGE_1	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0110	STATISTICS_EW_AVGE_2	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0114	STATISTICS_PREV_EW_AVGE_0	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0118	STATISTICS_PREV_EW_AVGE_1	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x011C	STATISTICS_PREV_EW_AVGE_2	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0120	STATISTICS_EW_TAVGE_0	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0124	STATISTICS_EW_TAVGE_1	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0128	STATISTICS_EW_TAVGE_2	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x012C	STATISTICS_PREV_EW_TAVGE_0	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0130	STATISTICS_PREV_EW_TAVGE_1	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0134	STATISTICS_PREV_EW_TAVGE_2	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0138	STATISTICS_EW_AVGL_0	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x013C	STATISTICS_EW_AVGL_1	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0140	STATISTICS_EW_AVGL_2	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0144	STATISTICS_PREV_EW_AVGL_0	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0148	STATISTICS_PREV_EW_AVGL_1	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x014C	STATISTICS_PREV_EW_AVGL_2	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0150	STATISTICS_EW_TAVGL_0	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0154	STATISTICS_EW_TAVGL_1	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0158	STATISTICS_EW_TAVGL_2	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x015C	STATISTICS_PREV_EW_TAVGL_0	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0160	STATISTICS_PREV_EW_TAVGL_1	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0164	STATISTICS_PREV_EW_TAVGL_2	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0168	STATISTICS_EW_RCNT_0	???? ???? ???? ????	0 (0x0000)
R0x016A	STATISTICS_EW_RCNT_1	???? ???? ???? ????	0 (0x0000)
R0x016C	STATISTICS_EW_RCNT_2	???? ???? ???? ????	0 (0x0000)
R0x016E	STATISTICS_PREV_EW_RCNT_0	???? ???? ???? ????	0 (0x0000)
R0x0170	STATISTICS_PREV_EW_RCNT_1	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0172	STATISTICS_PREV_EW_RCNT_2	???? ???? ???? ????	0 (0x0000)
R0x0174	STATISTICS_EW_TRCNT_0	???? ???? ???? ????	0 (0x0000)
R0x0176	STATISTICS_EW_TRCNT_1	???? ???? ???? ????	0 (0x0000)
R0x0178	STATISTICS_EW_TRCNT_2	???? ???? ???? ????	0 (0x0000)
R0x017A	STATISTICS_PREV_EW_TRCNT_0	???? ???? ???? ????	0 (0x0000)
R0x017C	STATISTICS_PREV_EW_TRCNT_1	???? ???? ???? ????	0 (0x0000)
R0x017E	STATISTICS_PREV_EW_TRCNT_2	???? ???? ???? ????	0 (0x0000)
R0x0180	STATISTICS_PREV_EW_MAXE	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0184	PP_EDGE_STATS_LTH	???? ???? ???? ????	3840 (0x0F00)
R0x0186	AE_BV	???? ???? ???? ????	0 (0x0000)
R0x0188	AE_BV_SENSOR	???? ???? ???? ????	0 (0x0000)
R0x018A	AE_TV	???? ???? ???? ????	0 (0x0000)
R0x018C	AE_DV	???? ???? ???? ????	0 (0x0000)
R0x018E	AE_GV	???? ???? ???? ????	0 (0x0000)
R0x0190	AE_STATUS	???? ???? ???? ????	0 (0x0000)
R0x0192	AE_GAIN	???? ???? ???? ????	256 (0x0100)
R0x0194	AE_EXP_TIME	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0198	AE_ISO	???? ???? ???? ????	0 (0x0000)
R0x019A	BLUR	???? ???? ???? ????	0 (0x0000)
R0x01A4	ACT_POS	???? ???? ???? ????	0 (0x0000)
R0x01A6	ACT_NEXT_POS	???? ???? ???? ????	0 (0x0000)
R0x01A8	ACT_QPOS	???? ???? ???? ????	0 (0x0000)
R0x01AA	ACT_STATUS	???? ???? ???? ????	0 (0x0000)
R0x01AC	ACT_MOVE_TIME	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x01B0	AF_POS	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x01B2	AF_STATUS	???? ???? ???? ????	0 (0x0000)
R0x01B4	AF_STATE	???? ???? ???? ????	0 (0x0000)
R0x01B6	AF_UROI_X0	???? ???? ???? ????	6144 (0x1800)
R0x01B8	AF_UROI_Y0	???? ???? ???? ????	6144 (0x1800)
R0x01BA	AF_UROI_X1	???? ???? ???? ????	10240 (0x2800)
R0x01BC	AF_UROI_Y1	???? ???? ???? ????	10240 (0x2800)
R0x01BE	AF_STATS_SLOT_NEXT_SLOT	???? ???? ???? ????	0 (0x0000)
R0x01C0	AF_EHIST_OFS	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x01C4	AF_EHIST_SH_MARKER	???? ???? ???? ????	0 (0x0000)
R0x01C6	AF_MARKER_UROI_X0	???? ???? ???? ????	0 (0x0000)
R0x01C8	AF_MARKER_UROI_Y0	???? ???? ???? ????	0 (0x0000)
R0x01CA	AF_MARKER_UROI_X1	???? ???? ???? ????	0 (0x0000)
R0x01CC	AF_MARKER_UROI_Y1	???? ???? ???? ????	0 (0x0000)
R0x01CE	AWB_STATUS	???? ???? ???? ????	0 (0x0000)
R0x01D0	AWB_QX	???? ???? ???? ????	0 (0x0000)
R0x01D2	AWB_QY	???? ???? ???? ????	0 (0x0000)
R0x01D4	AWB_TEMP	???? ???? ???? ????	5000 (0x1388)
R0x01D6	AWB_HIST_QX0	???? ???? ???? ????	0 (0x0000)
R0x01D8	AWB_HIST_QX_SCALE	???? ???? ???? ????	0 (0x0000)
R0x01DA	AWB_STATS_TYPE	???? ???? ???? ????	0 (0x0000)
R0x01DC	AWB_PERIM_NUM	???? ???? ???? ????	0 (0x0000)
R0x01DE	AWB_PERIM_QX_0	???? ???? ???? ????	0 (0x0000)
R0x01E0	AWB_PERIM_QX_1	???? ???? ???? ????	0 (0x0000)
R0x01E2	AWB_PERIM_QX_2	???? ???? ???? ????	0 (0x0000)
R0x01E4	AWB_PERIM_QX_3	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x01E6	AWB_PERIM_QX_4	???? ???? ???? ????	0 (0x0000)
R0x01E8	AWB_PERIM_QX_5	???? ???? ???? ????	0 (0x0000)
R0x01EA	AWB_PERIM_QX_6	???? ???? ???? ????	0 (0x0000)
R0x01EC	AWB_PERIM_QX_7	???? ???? ???? ????	0 (0x0000)
R0x01EE	AWB_PERIM_QX_8	???? ???? ???? ????	0 (0x0000)
R0x01F0	AWB_PERIM_QX_9	???? ???? ???? ????	0 (0x0000)
R0x01F2	AWB_PERIM_QX_10	???? ???? ???? ????	0 (0x0000)
R0x01F4	AWB_PERIM_QX_11	???? ???? ???? ????	0 (0x0000)
R0x01F6	AWB_PERIM_QX_12	???? ???? ???? ????	0 (0x0000)
R0x01F8	AWB_PERIM_QX_13	???? ???? ???? ????	0 (0x0000)
R0x01FA	AWB_PERIM_QX_14	???? ???? ???? ????	0 (0x0000)
R0x01FC	AWB_PERIM_QX_15	???? ???? ???? ????	0 (0x0000)
R0x01FE	AWB_PERIM_QY_UP_0	???? ???? ???? ????	0 (0x0000)
R0x0200	AWB_PERIM_QY_UP_1	???? ???? ???? ????	0 (0x0000)
R0x0202	AWB_PERIM_QY_UP_2	???? ???? ???? ????	0 (0x0000)
R0x0204	AWB_PERIM_QY_UP_3	???? ???? ???? ????	0 (0x0000)
R0x0206	AWB_PERIM_QY_UP_4	???? ???? ???? ????	0 (0x0000)
R0x0208	AWB_PERIM_QY_UP_5	???? ???? ???? ????	0 (0x0000)
R0x020A	AWB_PERIM_QY_UP_6	???? ???? ???? ????	0 (0x0000)
R0x020C	AWB_PERIM_QY_UP_7	???? ???? ???? ????	0 (0x0000)
R0x020E	AWB_PERIM_QY_UP_8	???? ???? ???? ????	0 (0x0000)
R0x0210	AWB_PERIM_QY_UP_9	???? ???? ???? ????	0 (0x0000)
R0x0212	AWB_PERIM_QY_UP_10	???? ???? ???? ????	0 (0x0000)
R0x0214	AWB_PERIM_QY_UP_11	???? ???? ???? ????	0 (0x0000)
R0x0216	AWB_PERIM_QY_UP_12	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0218	AWB_PERIM_QY_UP_13	???? ???? ???? ????	0 (0x0000)
R0x021A	AWB_PERIM_QY_UP_14	???? ???? ???? ????	0 (0x0000)
R0x021C	AWB_PERIM_QY_UP_15	???? ???? ???? ????	0 (0x0000)
R0x021E	AWB_PERIM_QY_DOWN_0	???? ???? ???? ????	0 (0x0000)
R0x0220	AWB_PERIM_QY_DOWN_1	???? ???? ???? ????	0 (0x0000)
R0x0222	AWB_PERIM_QY_DOWN_2	???? ???? ???? ????	0 (0x0000)
R0x0224	AWB_PERIM_QY_DOWN_3	???? ???? ???? ????	0 (0x0000)
R0x0226	AWB_PERIM_QY_DOWN_4	???? ???? ???? ????	0 (0x0000)
R0x0228	AWB_PERIM_QY_DOWN_5	???? ???? ???? ????	0 (0x0000)
R0x022A	AWB_PERIM_QY_DOWN_6	???? ???? ???? ????	0 (0x0000)
R0x022C	AWB_PERIM_QY_DOWN_7	???? ???? ???? ????	0 (0x0000)
R0x022E	AWB_PERIM_QY_DOWN_8	???? ???? ???? ????	0 (0x0000)
R0x0230	AWB_PERIM_QY_DOWN_9	???? ???? ???? ????	0 (0x0000)
R0x0232	AWB_PERIM_QY_DOWN_10	???? ???? ???? ????	0 (0x0000)
R0x0234	AWB_PERIM_QY_DOWN_11	???? ???? ???? ????	0 (0x0000)
R0x0236	AWB_PERIM_QY_DOWN_12	???? ???? ???? ????	0 (0x0000)
R0x0238	AWB_PERIM_QY_DOWN_13	???? ???? ???? ????	0 (0x0000)
R0x023A	AWB_PERIM_QY_DOWN_14	???? ???? ???? ????	0 (0x0000)
R0x023C	AWB_PERIM_QY_DOWN_15	???? ???? ???? ????	0 (0x0000)
R0x023E	AWB_INHERENT_VALUE	???? ???? ???? ????	0 (0x0000)
R0x0240	COGNIZE_GAMUT_QXO	???? ???? ???? ????	0 (0x0000)
R0x0242	COGNIZE_GAMUT_QYO	???? ???? ???? ????	0 (0x0000)
R0x0244	COGNIZE_GAMUT_QRO	???? ???? ???? ????	0 (0x0000)
R0x0246	COGNIZE_GAMUT_QBO	???? ???? ???? ????	0 (0x0000)
R0x0248	COGNIZE_GAMUT_0	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x024A	COGNIZE_GAMUT_1	???? ???? ???? ????	0 (0x0000)
R0x024C	COGNIZE_GAMUT_2	???? ???? ???? ????	0 (0x0000)
R0x024E	COGNIZE_GAMUT_3	???? ???? ???? ????	0 (0x0000)
R0x0250	COGNIZE_GAMUT_4	???? ???? ???? ????	0 (0x0000)
R0x0252	COGNIZE_GAMUT_5	???? ???? ???? ????	0 (0x0000)
R0x0254	COGNIZE_GAMUT_6	???? ???? ???? ????	0 (0x0000)
R0x0256	COGNIZE_GAMUT_7	???? ???? ???? ????	0 (0x0000)
R0x0258	COGNIZE_GAMUT_8	???? ???? ???? ????	0 (0x0000)
R0x025A	COGNIZE_GAMUT_9	???? ???? ???? ????	0 (0x0000)
R0x025C	COGNIZE_GAMUT_10	???? ???? ???? ????	0 (0x0000)
R0x025E	COGNIZE_GAMUT_11	???? ???? ???? ????	0 (0x0000)
R0x0260	COGNIZE_GAMUT_12	???? ???? ???? ????	0 (0x0000)
R0x0262	COGNIZE_GAMUT_13	???? ???? ???? ????	0 (0x0000)
R0x0264	COGNIZE_GAMUT_14	???? ???? ???? ????	0 (0x0000)
R0x0266	COGNIZE_GAMUT_15	???? ???? ???? ????	0 (0x0000)
R0x0268	COGNIZE_GAMUT_16	???? ???? ???? ????	0 (0x0000)
R0x026A	COGNIZE_GAMUT_17	???? ???? ???? ????	0 (0x0000)
R0x026C	COGNIZE_GAMUT_18	???? ???? ???? ????	0 (0x0000)
R0x026E	COGNIZE_GAMUT_19	???? ???? ???? ????	0 (0x0000)
R0x0270	COGNIZE_GAMUT_20	???? ???? ???? ????	0 (0x0000)
R0x0272	COGNIZE_GAMUT_21	???? ???? ???? ????	0 (0x0000)
R0x0274	COGNIZE_GAMUT_22	???? ???? ???? ????	0 (0x0000)
R0x0276	COGNIZE_GAMUT_23	???? ???? ???? ????	0 (0x0000)
R0x0278	COGNIZE_GAMUT_24	???? ???? ???? ????	0 (0x0000)
R0x027A	COGNIZE_GAMUT_25	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x027C	COGNIZE_GAMUT_26	???? ???? ???? ????	0 (0x0000)
R0x027E	COGNIZE_GAMUT_27	???? ???? ???? ????	0 (0x0000)
R0x0280	COGNIZE_GAMUT_28	???? ???? ???? ????	0 (0x0000)
R0x0282	COGNIZE_GAMUT_29	???? ???? ???? ????	0 (0x0000)
R0x0284	COGNIZE_GAMUT_30	???? ???? ???? ????	0 (0x0000)
R0x0286	COGNIZE_GAMUT_31	???? ???? ???? ????	0 (0x0000)
R0x0288	COGNIZE_GAMUTG_0	???? ???? ???? ????	0 (0x0000)
R0x028A	COGNIZE_GAMUTG_1	???? ???? ???? ????	0 (0x0000)
R0x028C	COGNIZE_GAMUTG_2	???? ???? ???? ????	0 (0x0000)
R0x028E	COGNIZE_GAMUTG_3	???? ???? ???? ????	0 (0x0000)
R0x0290	COGNIZE_GAMUTG_4	???? ???? ???? ????	0 (0x0000)
R0x0292	COGNIZE_GAMUTG_5	???? ???? ???? ????	0 (0x0000)
R0x0294	COGNIZE_GAMUTG_6	???? ???? ???? ????	0 (0x0000)
R0x0296	COGNIZE_GAMUTG_7	???? ???? ???? ????	0 (0x0000)
R0x029C	COGNIZE_NZX	???? ???? ???? ????	0 (0x0000)
R0x029E	COGNIZE_NZY	???? ???? ???? ????	0 (0x0000)
R0x02A0	COGNIZE_TYPE_0_1	???? ???? ???? ????	0 (0x0000)
R0x02A2	COGNIZE_TYPE_2_3	???? ???? ???? ????	0 (0x0000)
R0x02A4	COGNIZE_TYPE_4_5	???? ???? ???? ????	0 (0x0000)
R0x02A6	COGNIZE_TYPE_6_7	???? ???? ???? ????	0 (0x0000)
R0x02A8	COGNIZE_TYPE_8_9	???? ???? ???? ????	0 (0x0000)
R0x02AA	COGNIZE_TYPE_10_11	???? ???? ???? ????	0 (0x0000)
R0x02AC	COGNIZE_TYPE_12_13	???? ???? ???? ????	0 (0x0000)
R0x02AE	COGNIZE_TYPE_14_15	???? ???? ???? ????	0 (0x0000)
R0x02B0	COGNIZE_TYPE_16_17	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x02B2	COGNIZE_TYPE_18_19	???? ???? ???? ????	0 (0x0000)
R0x02B4	COGNIZE_TYPE_20_21	???? ???? ???? ????	0 (0x0000)
R0x02B6	COGNIZE_TYPE_22_23	???? ???? ???? ????	0 (0x0000)
R0x02B8	COGNIZE_TYPE_24_25	???? ???? ???? ????	0 (0x0000)
R0x02BA	COGNIZE_TYPE_26_27	???? ???? ???? ????	0 (0x0000)
R0x02BC	COGNIZE_TYPE_28_29	???? ???? ???? ????	0 (0x0000)
R0x02BE	COGNIZE_TYPE_30_31	???? ???? ???? ????	0 (0x0000)
R0x02C0	COGNIZE_TYPE_32_33	???? ???? ???? ????	0 (0x0000)
R0x02C2	COGNIZE_TYPE_34_35	???? ???? ???? ????	0 (0x0000)
R0x02C4	COGNIZE_TYPE_36_37	???? ???? ???? ????	0 (0x0000)
R0x02C6	COGNIZE_TYPE_38_39	???? ???? ???? ????	0 (0x0000)
R0x02C8	COGNIZE_TYPE_40_41	???? ???? ???? ????	0 (0x0000)
R0x02CA	COGNIZE_TYPE_42_43	???? ???? ???? ????	0 (0x0000)
R0x02CC	COGNIZE_TYPE_44_45	???? ???? ???? ????	0 (0x0000)
R0x02CE	COGNIZE_TYPE_46_47	???? ???? ???? ????	0 (0x0000)
R0x02D0	COGNIZE_TYPE_48_49	???? ???? ???? ????	0 (0x0000)
R0x02D2	COGNIZE_TYPE_50_51	???? ???? ???? ????	0 (0x0000)
R0x02D4	COGNIZE_TYPE_52_53	???? ???? ???? ????	0 (0x0000)
R0x02D6	COGNIZE_TYPE_54_55	???? ???? ???? ????	0 (0x0000)
R0x02D8	COGNIZE_TYPE_56_57	???? ???? ???? ????	0 (0x0000)
R0x02DA	COGNIZE_TYPE_58_59	???? ???? ???? ????	0 (0x0000)
R0x02DC	COGNIZE_TYPE_60_61	???? ???? ???? ????	0 (0x0000)
R0x02DE	COGNIZE_TYPE_62_63	???? ???? ???? ????	0 (0x0000)
R0x02E0	COGNIZE_TYPE_64_65	???? ???? ???? ????	0 (0x0000)
R0x02E2	COGNIZE_TYPE_66_67	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x02E4	COGNIZE_TYPE_68_69	???? ???? ???? ????	0 (0x0000)
R0x02E6	COGNIZE_TYPE_70_71	???? ???? ???? ????	0 (0x0000)
R0x02E8	COGNIZE_TYPE_72_73	???? ???? ???? ????	0 (0x0000)
R0x02EA	COGNIZE_TYPE_74_75	???? ???? ???? ????	0 (0x0000)
R0x02EC	COGNIZE_TYPE_76_77	???? ???? ???? ????	0 (0x0000)
R0x02EE	COGNIZE_TYPE_78_79	???? ???? ???? ????	0 (0x0000)
R0x02F0	COGNIZE_TYPE_80_81	???? ???? ???? ????	0 (0x0000)
R0x02F2	COGNIZE_TYPE_82_83	???? ???? ???? ????	0 (0x0000)
R0x02F4	COGNIZE_TYPE_84_85	???? ???? ???? ????	0 (0x0000)
R0x02F6	COGNIZE_TYPE_86_87	???? ???? ???? ????	0 (0x0000)
R0x02F8	COGNIZE_TYPE_88_89	???? ???? ???? ????	0 (0x0000)
R0x02FA	COGNIZE_TYPE_90_91	???? ???? ???? ????	0 (0x0000)
R0x02FC	COGNIZE_TYPE_92_93	???? ???? ???? ????	0 (0x0000)
R0x02FE	COGNIZE_TYPE_94_95	???? ???? ???? ????	0 (0x0000)
R0x0300	COGNIZE_TYPE_96_97	???? ???? ???? ????	0 (0x0000)
R0x0302	COGNIZE_TYPE_98_99	???? ???? ???? ????	0 (0x0000)
R0x0304	COGNIZE_TYPE_100_101	???? ???? ???? ????	0 (0x0000)
R0x0306	COGNIZE_TYPE_102_103	???? ???? ???? ????	0 (0x0000)
R0x0308	COGNIZE_TYPE_104_105	???? ???? ???? ????	0 (0x0000)
R0x030A	COGNIZE_TYPE_106_107	???? ???? ???? ????	0 (0x0000)
R0x030C	COGNIZE_TYPE_108_109	???? ???? ???? ????	0 (0x0000)
R0x030E	COGNIZE_TYPE_110_111	???? ???? ???? ????	0 (0x0000)
R0x0310	COGNIZE_TYPE_112_113	???? ???? ???? ????	0 (0x0000)
R0x0312	COGNIZE_TYPE_114_115	???? ???? ???? ????	0 (0x0000)
R0x0314	COGNIZE_TYPE_116_117	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0316	COGNIZE_TYPE_118_119	???? ???? ???? ????	0 (0x0000)
R0x0318	COGNIZE_TYPE_120_121	???? ???? ???? ????	0 (0x0000)
R0x031A	COGNIZE_TYPE_122_123	???? ???? ???? ????	0 (0x0000)
R0x031C	COGNIZE_TYPE_124_125	???? ???? ???? ????	0 (0x0000)
R0x031E	COGNIZE_TYPE_126_127	???? ???? ???? ????	0 (0x0000)
R0x0320	COGNIZE_TYPE_128_129	???? ???? ???? ????	0 (0x0000)
R0x0322	COGNIZE_TYPE_130_131	???? ???? ???? ????	0 (0x0000)
R0x0324	COGNIZE_TYPE_132_133	???? ???? ???? ????	0 (0x0000)
R0x0326	COGNIZE_TYPE_134_135	???? ???? ???? ????	0 (0x0000)
R0x0328	COGNIZE_TYPE_136_137	???? ???? ???? ????	0 (0x0000)
R0x032A	COGNIZE_TYPE_138_139	???? ???? ???? ????	0 (0x0000)
R0x032C	COGNIZE_TYPE_140_141	???? ???? ???? ????	0 (0x0000)
R0x032E	COGNIZE_TYPE_142_143	???? ???? ???? ????	0 (0x0000)
R0x0330	COGNIZE_TYPE_144_145	???? ???? ???? ????	0 (0x0000)
R0x0332	COGNIZE_TYPE_146_147	???? ???? ???? ????	0 (0x0000)
R0x0334	COGNIZE_TYPE_148_149	???? ???? ???? ????	0 (0x0000)
R0x0336	COGNIZE_TYPE_150_151	???? ???? ???? ????	0 (0x0000)
R0x0338	COGNIZE_TYPE_152_153	???? ???? ???? ????	0 (0x0000)
R0x033A	COGNIZE_TYPE_154_155	???? ???? ???? ????	0 (0x0000)
R0x033C	COGNIZE_TYPE_156_157	???? ???? ???? ????	0 (0x0000)
R0x033E	COGNIZE_TYPE_158_159	???? ???? ???? ????	0 (0x0000)
R0x0340	COGNIZE_TYPE_160_161	???? ???? ???? ????	0 (0x0000)
R0x0342	COGNIZE_TYPE_162_163	???? ???? ???? ????	0 (0x0000)
R0x0344	COGNIZE_TYPE_164_165	???? ???? ???? ????	0 (0x0000)
R0x0346	COGNIZE_TYPE_166_167	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0348	COGNIZE_TYPE_168_169	???? ???? ???? ????	0 (0x0000)
R0x034A	COGNIZE_TYPE_170_171	???? ???? ???? ????	0 (0x0000)
R0x034C	COGNIZE_TYPE_172_173	???? ???? ???? ????	0 (0x0000)
R0x034E	COGNIZE_TYPE_174_175	???? ???? ???? ????	0 (0x0000)
R0x0350	COGNIZE_TYPE_176_177	???? ???? ???? ????	0 (0x0000)
R0x0352	COGNIZE_TYPE_178_179	???? ???? ???? ????	0 (0x0000)
R0x0354	COGNIZE_TYPE_180_181	???? ???? ???? ????	0 (0x0000)
R0x0356	COGNIZE_TYPE_182_183	???? ???? ???? ????	0 (0x0000)
R0x0358	COGNIZE_TYPE_184_185	???? ???? ???? ????	0 (0x0000)
R0x035A	COGNIZE_TYPE_186_187	???? ???? ???? ????	0 (0x0000)
R0x035C	COGNIZE_TYPE_188_189	???? ???? ???? ????	0 (0x0000)
R0x035E	COGNIZE_TYPE_190_191	???? ???? ???? ????	0 (0x0000)
R0x0360	COGNIZE_TYPE_192_193	???? ???? ???? ????	0 (0x0000)
R0x0362	COGNIZE_TYPE_194_195	???? ???? ???? ????	0 (0x0000)
R0x0364	COGNIZE_TYPE_196_197	???? ???? ???? ????	0 (0x0000)
R0x0366	COGNIZE_TYPE_198_199	???? ???? ???? ????	0 (0x0000)
R0x0368	COGNIZE_TYPE_200_201	???? ???? ???? ????	0 (0x0000)
R0x036A	COGNIZE_TYPE_202_203	???? ???? ???? ????	0 (0x0000)
R0x036C	COGNIZE_TYPE_204_205	???? ???? ???? ????	0 (0x0000)
R0x036E	COGNIZE_TYPE_206_207	???? ???? ???? ????	0 (0x0000)
R0x0370	COGNIZE_TYPE_208_209	???? ???? ???? ????	0 (0x0000)
R0x0372	COGNIZE_TYPE_210_211	???? ???? ???? ????	0 (0x0000)
R0x0374	COGNIZE_TYPE_212_213	???? ???? ???? ????	0 (0x0000)
R0x0376	COGNIZE_TYPE_214_215	???? ???? ???? ????	0 (0x0000)
R0x0378	COGNIZE_TYPE_216_217	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x037A	COGNIZE_TYPE_218_219	???? ???? ???? ????	0 (0x0000)
R0x037C	COGNIZE_TYPE_220_221	???? ???? ???? ????	0 (0x0000)
R0x037E	COGNIZE_TYPE_222_223	???? ???? ???? ????	0 (0x0000)
R0x0380	COGNIZE_TYPE_224_225	???? ???? ???? ????	0 (0x0000)
R0x0382	COGNIZE_TYPE_226_227	???? ???? ???? ????	0 (0x0000)
R0x0384	COGNIZE_TYPE_228_229	???? ???? ???? ????	0 (0x0000)
R0x0386	COGNIZE_TYPE_230_231	???? ???? ???? ????	0 (0x0000)
R0x0388	COGNIZE_TYPE_232_233	???? ???? ???? ????	0 (0x0000)
R0x038A	COGNIZE_TYPE_234_235	???? ???? ???? ????	0 (0x0000)
R0x038C	COGNIZE_TYPE_236_237	???? ???? ???? ????	0 (0x0000)
R0x038E	COGNIZE_TYPE_238_239	???? ???? ???? ????	0 (0x0000)
R0x0390	COGNIZE_TYPE_240_241	???? ???? ???? ????	0 (0x0000)
R0x0392	COGNIZE_TYPE_242_243	???? ???? ???? ????	0 (0x0000)
R0x0394	COGNIZE_TYPE_244_245	???? ???? ???? ????	0 (0x0000)
R0x0396	COGNIZE_TYPE_246_247	???? ???? ???? ????	0 (0x0000)
R0x0398	COGNIZE_TYPE_248_249	???? ???? ???? ????	0 (0x0000)
R0x039A	COGNIZE_TYPE_250_251	???? ???? ???? ????	0 (0x0000)
R0x039C	COGNIZE_TYPE_252_253	???? ???? ???? ????	0 (0x0000)
R0x039E	COGNIZE_TYPE_254_255	???? ???? ???? ????	0 (0x0000)
R0x03A0	LSC_TEMP	???? ???? ???? ????	5000 (0x1388)
R0x03A2	ATM_STATUS	???? ???? ???? ????	0 (0x0000)
R0x03A4	ATM_VALUE	???? ???? ???? ????	0 (0x0000)
R0x03A6	ATM_UHDR_VALUE	???? ???? ???? ????	0 (0x0000)
R0x03A8	ATM_SENSOR_UHDR_VALUE	???? ???? ???? ????	0 (0x0000)
R0x03AA	ATM_IHDR_VALUE	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x03AC	ATM_SENSOR_IHDR_VALUE	???? ???? ???? ????	0 (0x0000)
R0x03AE	ATM_EXTRAPOLATE_VALUE	???? ???? ???? ????	0 (0x0000)
R0x03B0	ATM_EXTRAPOLATE_CVALUE	???? ???? ???? ????	0 (0x0000)
R0x03B2	FLARE_STATUS	???? ???? ???? ????	0 (0x0000)
R0x03B4	FLARE_DLEVEL_0	???? ???? ???? ????	0 (0x0000)
R0x03B6	FLARE_DLEVEL_1	???? ???? ???? ????	0 (0x0000)
R0x03B8	FLARE_DLEVEL_2	???? ???? ???? ????	0 (0x0000)
R0x03BA	FLARE_DLEVEL_3	???? ???? ???? ????	0 (0x0000)
R0x03BC	FLARE_DLEVEL_RGB_LTH	???? ???? ???? ????	0 (0x0000)
R0x03BE	FLARE_PRECLEVEL_0	???? ???? ???? ????	0 (0x0000)
R0x03C0	FLARE_PRECLEVEL_1	???? ???? ???? ????	0 (0x0000)
R0x03C2	FLARE_PRECLEVEL_2	???? ???? ???? ????	0 (0x0000)
R0x03C4	FLARE_CLEVEL_0	???? ???? ???? ????	0 (0x0000)
R0x03C6	FLARE_CLEVEL_1	???? ???? ???? ????	0 (0x0000)
R0x03C8	FLARE_CLEVEL_2	???? ???? ???? ????	0 (0x0000)
R0x03CA	FLARE_CLEVEL_3	???? ???? ???? ????	0 (0x0000)
R0x03CC	FLARE_BLACKR	???? ???? ???? ????	0 (0x0000)
R0x03CE	FLARE_BLACKL	???? ???? ???? ????	4096 (0x1000)
R0x03D0	FLARE_BLACKC	???? ???? ???? ????	4096 (0x1000)
R0x03D2	FLARE_COMP_VALUE	???? ???? ???? ????	0 (0x0000)
R0x03D4	FLARE_LIFT	???? ???? ???? ????	0 (0x0000)
R0x03D6	FACE_CYCLE_TIME	???? ???? ???? ????	0 (0x0000)
R0x03D8	FRAME_RATE_SCENE_MODE	???? ???? ???? ????	0 (0x0000)
R0x03DA	FLICK_STATUS	???? ???? ???? ????	0 (0x0000)
R0x03DC	FACE_CNT	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x03DE	FACE_SLOTS	???? ???? ???? ????	16 (0x0010)
R0x03E0	FACE_SELECTED	???? ???? ???? ????	65535 (0xFFFF)
R0x03E2	FACE_LARGEST	???? ???? ???? ????	65535 (0xFFFF)
R0x03E4	FACE_ID_0	???? ???? ???? ????	65280 (0xFF00)
R0x03E6	FACE_ID_1	???? ???? ???? ????	65280 (0xFF00)
R0x03E8	FACE_ID_2	???? ???? ???? ????	65280 (0xFF00)
R0x03EA	FACE_ID_3	???? ???? ???? ????	65280 (0xFF00)
R0x03EC	FACE_ID_4	???? ???? ???? ????	65280 (0xFF00)
R0x03EE	FACE_ID_5	???? ???? ???? ????	65280 (0xFF00)
R0x03F0	FACE_ID_6	???? ???? ???? ????	65280 (0xFF00)
R0x03F2	FACE_ID_7	???? ???? ???? ????	65280 (0xFF00)
R0x03F4	FACE_ID_8	???? ???? ???? ????	65280 (0xFF00)
R0x03F6	FACE_ID_9	???? ???? ???? ????	65280 (0xFF00)
R0x03F8	FACE_ID_10	???? ???? ???? ????	65280 (0xFF00)
R0x03FA	FACE_ID_11	???? ???? ???? ????	65280 (0xFF00)
R0x03FC	FACE_ID_12	???? ???? ???? ????	65280 (0xFF00)
R0x03FE	FACE_ID_13	???? ???? ???? ????	65280 (0xFF00)
R0x0400	FACE_ID_14	???? ???? ???? ????	65280 (0xFF00)
R0x0402	FACE_ID_15	???? ???? ???? ????	65280 (0xFF00)
R0x0404	FACE_X0_0	???? ???? ???? ????	0 (0x0000)
R0x0406	FACE_X0_1	???? ???? ???? ????	0 (0x0000)
R0x0408	FACE_X0_2	???? ???? ???? ????	0 (0x0000)
R0x040A	FACE_X0_3	???? ???? ???? ????	0 (0x0000)
R0x040C	FACE_X0_4	???? ???? ???? ????	0 (0x0000)
R0x040E	FACE_X0_5	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0410	FACE_X0_6	???? ???? ???? ????	0 (0x0000)
R0x0412	FACE_X0_7	???? ???? ???? ????	0 (0x0000)
R0x0414	FACE_X0_8	???? ???? ???? ????	0 (0x0000)
R0x0416	FACE_X0_9	???? ???? ???? ????	0 (0x0000)
R0x0418	FACE_X0_10	???? ???? ???? ????	0 (0x0000)
R0x041A	FACE_X0_11	???? ???? ???? ????	0 (0x0000)
R0x041C	FACE_X0_12	???? ???? ???? ????	0 (0x0000)
R0x041E	FACE_X0_13	???? ???? ???? ????	0 (0x0000)
R0x0420	FACE_X0_14	???? ???? ???? ????	0 (0x0000)
R0x0422	FACE_X0_15	???? ???? ???? ????	0 (0x0000)
R0x0424	FACE_Y0_0	???? ???? ???? ????	0 (0x0000)
R0x0426	FACE_Y0_1	???? ???? ???? ????	0 (0x0000)
R0x0428	FACE_Y0_2	???? ???? ???? ????	0 (0x0000)
R0x042A	FACE_Y0_3	???? ???? ???? ????	0 (0x0000)
R0x042C	FACE_Y0_4	???? ???? ???? ????	0 (0x0000)
R0x042E	FACE_Y0_5	???? ???? ???? ????	0 (0x0000)
R0x0430	FACE_Y0_6	???? ???? ???? ????	0 (0x0000)
R0x0432	FACE_Y0_7	???? ???? ???? ????	0 (0x0000)
R0x0434	FACE_Y0_8	???? ???? ???? ????	0 (0x0000)
R0x0436	FACE_Y0_9	???? ???? ???? ????	0 (0x0000)
R0x0438	FACE_Y0_10	???? ???? ???? ????	0 (0x0000)
R0x043A	FACE_Y0_11	???? ???? ???? ????	0 (0x0000)
R0x043C	FACE_Y0_12	???? ???? ???? ????	0 (0x0000)
R0x043E	FACE_Y0_13	???? ???? ???? ????	0 (0x0000)
R0x0440	FACE_Y0_14	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0442	FACE_Y0_15	???? ???? ???? ????	0 (0x0000)
R0x0444	FACE_X1_0	???? ???? ???? ????	0 (0x0000)
R0x0446	FACE_X1_1	???? ???? ???? ????	0 (0x0000)
R0x0448	FACE_X1_2	???? ???? ???? ????	0 (0x0000)
R0x044A	FACE_X1_3	???? ???? ???? ????	0 (0x0000)
R0x044C	FACE_X1_4	???? ???? ???? ????	0 (0x0000)
R0x044E	FACE_X1_5	???? ???? ???? ????	0 (0x0000)
R0x0450	FACE_X1_6	???? ???? ???? ????	0 (0x0000)
R0x0452	FACE_X1_7	???? ???? ???? ????	0 (0x0000)
R0x0454	FACE_X1_8	???? ???? ???? ????	0 (0x0000)
R0x0456	FACE_X1_9	???? ???? ???? ????	0 (0x0000)
R0x0458	FACE_X1_10	???? ???? ???? ????	0 (0x0000)
R0x045A	FACE_X1_11	???? ???? ???? ????	0 (0x0000)
R0x045C	FACE_X1_12	???? ???? ???? ????	0 (0x0000)
R0x045E	FACE_X1_13	???? ???? ???? ????	0 (0x0000)
R0x0460	FACE_X1_14	???? ???? ???? ????	0 (0x0000)
R0x0462	FACE_X1_15	???? ???? ???? ????	0 (0x0000)
R0x0464	FACE_Y1_0	???? ???? ???? ????	0 (0x0000)
R0x0466	FACE_Y1_1	???? ???? ???? ????	0 (0x0000)
R0x0468	FACE_Y1_2	???? ???? ???? ????	0 (0x0000)
R0x046A	FACE_Y1_3	???? ???? ???? ????	0 (0x0000)
R0x046C	FACE_Y1_4	???? ???? ???? ????	0 (0x0000)
R0x046E	FACE_Y1_5	???? ???? ???? ????	0 (0x0000)
R0x0470	FACE_Y1_6	???? ???? ???? ????	0 (0x0000)
R0x0472	FACE_Y1_7	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0474	FACE_Y1_8	???? ???? ???? ????	0 (0x0000)
R0x0476	FACE_Y1_9	???? ???? ???? ????	0 (0x0000)
R0x0478	FACE_Y1_10	???? ???? ???? ????	0 (0x0000)
R0x047A	FACE_Y1_11	???? ???? ???? ????	0 (0x0000)
R0x047C	FACE_Y1_12	???? ???? ???? ????	0 (0x0000)
R0x047E	FACE_Y1_13	???? ???? ???? ????	0 (0x0000)
R0x0480	FACE_Y1_14	???? ???? ???? ????	0 (0x0000)
R0x0482	FACE_Y1_15	???? ???? ???? ????	0 (0x0000)
R0x0484	FACE_ROI_TARGET_X0_0	???? ???? ???? ????	0 (0x0000)
R0x0486	FACE_ROI_TARGET_X0_1	???? ???? ???? ????	0 (0x0000)
R0x0488	FACE_ROI_TARGET_X0_2	???? ???? ???? ????	0 (0x0000)
R0x048A	FACE_ROI_TARGET_X0_3	???? ???? ???? ????	0 (0x0000)
R0x048C	FACE_ROI_TARGET_X0_4	???? ???? ???? ????	0 (0x0000)
R0x048E	FACE_ROI_TARGET_X0_5	???? ???? ???? ????	0 (0x0000)
R0x0490	FACE_ROI_TARGET_X0_6	???? ???? ???? ????	0 (0x0000)
R0x0492	FACE_ROI_TARGET_X0_7	???? ???? ???? ????	0 (0x0000)
R0x0494	FACE_ROI_TARGET_X0_8	???? ???? ???? ????	0 (0x0000)
R0x0496	FACE_ROI_TARGET_X0_9	???? ???? ???? ????	0 (0x0000)
R0x0498	FACE_ROI_TARGET_X0_10	???? ???? ???? ????	0 (0x0000)
R0x049A	FACE_ROI_TARGET_X0_11	???? ???? ???? ????	0 (0x0000)
R0x049C	FACE_ROI_TARGET_X0_12	???? ???? ???? ????	0 (0x0000)
R0x049E	FACE_ROI_TARGET_X0_13	???? ???? ???? ????	0 (0x0000)
R0x04A0	FACE_ROI_TARGET_X0_14	???? ???? ???? ????	0 (0x0000)
R0x04A2	FACE_ROI_TARGET_X0_15	???? ???? ???? ????	0 (0x0000)
R0x04A4	FACE_ROI_TARGET_Y0_0	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x04A6	FACE_ROI_TARGET_Y0_1	???? ???? ???? ????	0 (0x0000)
R0x04A8	FACE_ROI_TARGET_Y0_2	???? ???? ???? ????	0 (0x0000)
R0x04AA	FACE_ROI_TARGET_Y0_3	???? ???? ???? ????	0 (0x0000)
R0x04AC	FACE_ROI_TARGET_Y0_4	???? ???? ???? ????	0 (0x0000)
R0x04AE	FACE_ROI_TARGET_Y0_5	???? ???? ???? ????	0 (0x0000)
R0x04B0	FACE_ROI_TARGET_Y0_6	???? ???? ???? ????	0 (0x0000)
R0x04B2	FACE_ROI_TARGET_Y0_7	???? ???? ???? ????	0 (0x0000)
R0x04B4	FACE_ROI_TARGET_Y0_8	???? ???? ???? ????	0 (0x0000)
R0x04B6	FACE_ROI_TARGET_Y0_9	???? ???? ???? ????	0 (0x0000)
R0x04B8	FACE_ROI_TARGET_Y0_10	???? ???? ???? ????	0 (0x0000)
R0x04BA	FACE_ROI_TARGET_Y0_11	???? ???? ???? ????	0 (0x0000)
R0x04BC	FACE_ROI_TARGET_Y0_12	???? ???? ???? ????	0 (0x0000)
R0x04BE	FACE_ROI_TARGET_Y0_13	???? ???? ???? ????	0 (0x0000)
R0x04C0	FACE_ROI_TARGET_Y0_14	???? ???? ???? ????	0 (0x0000)
R0x04C2	FACE_ROI_TARGET_Y0_15	???? ???? ???? ????	0 (0x0000)
R0x04C4	FACE_ROI_TARGET_X1_0	???? ???? ???? ????	0 (0x0000)
R0x04C6	FACE_ROI_TARGET_X1_1	???? ???? ???? ????	0 (0x0000)
R0x04C8	FACE_ROI_TARGET_X1_2	???? ???? ???? ????	0 (0x0000)
R0x04CA	FACE_ROI_TARGET_X1_3	???? ???? ???? ????	0 (0x0000)
R0x04CC	FACE_ROI_TARGET_X1_4	???? ???? ???? ????	0 (0x0000)
R0x04CE	FACE_ROI_TARGET_X1_5	???? ???? ???? ????	0 (0x0000)
R0x04D0	FACE_ROI_TARGET_X1_6	???? ???? ???? ????	0 (0x0000)
R0x04D2	FACE_ROI_TARGET_X1_7	???? ???? ???? ????	0 (0x0000)
R0x04D4	FACE_ROI_TARGET_X1_8	???? ???? ???? ????	0 (0x0000)
R0x04D6	FACE_ROI_TARGET_X1_9	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x04D8	FACE_ROI_TARGET_X1_10	???? ???? ???? ????	0 (0x0000)
R0x04DA	FACE_ROI_TARGET_X1_11	???? ???? ???? ????	0 (0x0000)
R0x04DC	FACE_ROI_TARGET_X1_12	???? ???? ???? ????	0 (0x0000)
R0x04DE	FACE_ROI_TARGET_X1_13	???? ???? ???? ????	0 (0x0000)
R0x04E0	FACE_ROI_TARGET_X1_14	???? ???? ???? ????	0 (0x0000)
R0x04E2	FACE_ROI_TARGET_X1_15	???? ???? ???? ????	0 (0x0000)
R0x04E4	FACE_ROI_TARGET_Y1_0	???? ???? ???? ????	0 (0x0000)
R0x04E6	FACE_ROI_TARGET_Y1_1	???? ???? ???? ????	0 (0x0000)
R0x04E8	FACE_ROI_TARGET_Y1_2	???? ???? ???? ????	0 (0x0000)
R0x04EA	FACE_ROI_TARGET_Y1_3	???? ???? ???? ????	0 (0x0000)
R0x04EC	FACE_ROI_TARGET_Y1_4	???? ???? ???? ????	0 (0x0000)
R0x04EE	FACE_ROI_TARGET_Y1_5	???? ???? ???? ????	0 (0x0000)
R0x04F0	FACE_ROI_TARGET_Y1_6	???? ???? ???? ????	0 (0x0000)
R0x04F2	FACE_ROI_TARGET_Y1_7	???? ???? ???? ????	0 (0x0000)
R0x04F4	FACE_ROI_TARGET_Y1_8	???? ???? ???? ????	0 (0x0000)
R0x04F6	FACE_ROI_TARGET_Y1_9	???? ???? ???? ????	0 (0x0000)
R0x04F8	FACE_ROI_TARGET_Y1_10	???? ???? ???? ????	0 (0x0000)
R0x04FA	FACE_ROI_TARGET_Y1_11	???? ???? ???? ????	0 (0x0000)
R0x04FC	FACE_ROI_TARGET_Y1_12	???? ???? ???? ????	0 (0x0000)
R0x04FE	FACE_ROI_TARGET_Y1_13	???? ???? ???? ????	0 (0x0000)
R0x0500	FACE_ROI_TARGET_Y1_14	???? ???? ???? ????	0 (0x0000)
R0x0502	FACE_ROI_TARGET_Y1_15	???? ???? ???? ????	0 (0x0000)
R0x0504	FACE_ROI_X0_0	???? ???? ???? ????	0 (0x0000)
R0x0506	FACE_ROI_X0_1	???? ???? ???? ????	0 (0x0000)
R0x0508	FACE_ROI_X0_2	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x050A	FACE_ROI_X0_3	???? ???? ???? ????	0 (0x0000)
R0x050C	FACE_ROI_X0_4	???? ???? ???? ????	0 (0x0000)
R0x050E	FACE_ROI_X0_5	???? ???? ???? ????	0 (0x0000)
R0x0510	FACE_ROI_X0_6	???? ???? ???? ????	0 (0x0000)
R0x0512	FACE_ROI_X0_7	???? ???? ???? ????	0 (0x0000)
R0x0514	FACE_ROI_X0_8	???? ???? ???? ????	0 (0x0000)
R0x0516	FACE_ROI_X0_9	???? ???? ???? ????	0 (0x0000)
R0x0518	FACE_ROI_X0_10	???? ???? ???? ????	0 (0x0000)
R0x051A	FACE_ROI_X0_11	???? ???? ???? ????	0 (0x0000)
R0x051C	FACE_ROI_X0_12	???? ???? ???? ????	0 (0x0000)
R0x051E	FACE_ROI_X0_13	???? ???? ???? ????	0 (0x0000)
R0x0520	FACE_ROI_X0_14	???? ???? ???? ????	0 (0x0000)
R0x0522	FACE_ROI_X0_15	???? ???? ???? ????	0 (0x0000)
R0x0524	FACE_ROI_Y0_0	???? ???? ???? ????	0 (0x0000)
R0x0526	FACE_ROI_Y0_1	???? ???? ???? ????	0 (0x0000)
R0x0528	FACE_ROI_Y0_2	???? ???? ???? ????	0 (0x0000)
R0x052A	FACE_ROI_Y0_3	???? ???? ???? ????	0 (0x0000)
R0x052C	FACE_ROI_Y0_4	???? ???? ???? ????	0 (0x0000)
R0x052E	FACE_ROI_Y0_5	???? ???? ???? ????	0 (0x0000)
R0x0530	FACE_ROI_Y0_6	???? ???? ???? ????	0 (0x0000)
R0x0532	FACE_ROI_Y0_7	???? ???? ???? ????	0 (0x0000)
R0x0534	FACE_ROI_Y0_8	???? ???? ???? ????	0 (0x0000)
R0x0536	FACE_ROI_Y0_9	???? ???? ???? ????	0 (0x0000)
R0x0538	FACE_ROI_Y0_10	???? ???? ???? ????	0 (0x0000)
R0x053A	FACE_ROI_Y0_11	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x053C	FACE_ROI_Y0_12	???? ???? ???? ????	0 (0x0000)
R0x053E	FACE_ROI_Y0_13	???? ???? ???? ????	0 (0x0000)
R0x0540	FACE_ROI_Y0_14	???? ???? ???? ????	0 (0x0000)
R0x0542	FACE_ROI_Y0_15	???? ???? ???? ????	0 (0x0000)
R0x0544	FACE_ROI_X1_0	???? ???? ???? ????	0 (0x0000)
R0x0546	FACE_ROI_X1_1	???? ???? ???? ????	0 (0x0000)
R0x0548	FACE_ROI_X1_2	???? ???? ???? ????	0 (0x0000)
R0x054A	FACE_ROI_X1_3	???? ???? ???? ????	0 (0x0000)
R0x054C	FACE_ROI_X1_4	???? ???? ???? ????	0 (0x0000)
R0x054E	FACE_ROI_X1_5	???? ???? ???? ????	0 (0x0000)
R0x0550	FACE_ROI_X1_6	???? ???? ???? ????	0 (0x0000)
R0x0552	FACE_ROI_X1_7	???? ???? ???? ????	0 (0x0000)
R0x0554	FACE_ROI_X1_8	???? ???? ???? ????	0 (0x0000)
R0x0556	FACE_ROI_X1_9	???? ???? ???? ????	0 (0x0000)
R0x0558	FACE_ROI_X1_10	???? ???? ???? ????	0 (0x0000)
R0x055A	FACE_ROI_X1_11	???? ???? ???? ????	0 (0x0000)
R0x055C	FACE_ROI_X1_12	???? ???? ???? ????	0 (0x0000)
R0x055E	FACE_ROI_X1_13	???? ???? ???? ????	0 (0x0000)
R0x0560	FACE_ROI_X1_14	???? ???? ???? ????	0 (0x0000)
R0x0562	FACE_ROI_X1_15	???? ???? ???? ????	0 (0x0000)
R0x0564	FACE_ROI_Y1_0	???? ???? ???? ????	0 (0x0000)
R0x0566	FACE_ROI_Y1_1	???? ???? ???? ????	0 (0x0000)
R0x0568	FACE_ROI_Y1_2	???? ???? ???? ????	0 (0x0000)
R0x056A	FACE_ROI_Y1_3	???? ???? ???? ????	0 (0x0000)
R0x056C	FACE_ROI_Y1_4	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x056E	FACE_ROI_Y1_5	???? ???? ???? ????	0 (0x0000)
R0x0570	FACE_ROI_Y1_6	???? ???? ???? ????	0 (0x0000)
R0x0572	FACE_ROI_Y1_7	???? ???? ???? ????	0 (0x0000)
R0x0574	FACE_ROI_Y1_8	???? ???? ???? ????	0 (0x0000)
R0x0576	FACE_ROI_Y1_9	???? ???? ???? ????	0 (0x0000)
R0x0578	FACE_ROI_Y1_10	???? ???? ???? ????	0 (0x0000)
R0x057A	FACE_ROI_Y1_11	???? ???? ???? ????	0 (0x0000)
R0x057C	FACE_ROI_Y1_12	???? ???? ???? ????	0 (0x0000)
R0x057E	FACE_ROI_Y1_13	???? ???? ???? ????	0 (0x0000)
R0x0580	FACE_ROI_Y1_14	???? ???? ???? ????	0 (0x0000)
R0x0582	FACE_ROI_Y1_15	???? ???? ???? ????	0 (0x0000)
R0x0584	FACE_CENTER_X_0	???? ???? ???? ????	0 (0x0000)
R0x0586	FACE_CENTER_X_1	???? ???? ???? ????	0 (0x0000)
R0x0588	FACE_CENTER_X_2	???? ???? ???? ????	0 (0x0000)
R0x058A	FACE_CENTER_X_3	???? ???? ???? ????	0 (0x0000)
R0x058C	FACE_CENTER_X_4	???? ???? ???? ????	0 (0x0000)
R0x058E	FACE_CENTER_X_5	???? ???? ???? ????	0 (0x0000)
R0x0590	FACE_CENTER_X_6	???? ???? ???? ????	0 (0x0000)
R0x0592	FACE_CENTER_X_7	???? ???? ???? ????	0 (0x0000)
R0x0594	FACE_CENTER_X_8	???? ???? ???? ????	0 (0x0000)
R0x0596	FACE_CENTER_X_9	???? ???? ???? ????	0 (0x0000)
R0x0598	FACE_CENTER_X_10	???? ???? ???? ????	0 (0x0000)
R0x059A	FACE_CENTER_X_11	???? ???? ???? ????	0 (0x0000)
R0x059C	FACE_CENTER_X_12	???? ???? ???? ????	0 (0x0000)
R0x059E	FACE_CENTER_X_13	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x05A0	FACE_CENTER_X_14	???? ???? ???? ????	0 (0x0000)
R0x05A2	FACE_CENTER_X_15	???? ???? ???? ????	0 (0x0000)
R0x05A4	FACE_CENTER_Y_0	???? ???? ???? ????	0 (0x0000)
R0x05A6	FACE_CENTER_Y_1	???? ???? ???? ????	0 (0x0000)
R0x05A8	FACE_CENTER_Y_2	???? ???? ???? ????	0 (0x0000)
R0x05AA	FACE_CENTER_Y_3	???? ???? ???? ????	0 (0x0000)
R0x05AC	FACE_CENTER_Y_4	???? ???? ???? ????	0 (0x0000)
R0x05AE	FACE_CENTER_Y_5	???? ???? ???? ????	0 (0x0000)
R0x05B0	FACE_CENTER_Y_6	???? ???? ???? ????	0 (0x0000)
R0x05B2	FACE_CENTER_Y_7	???? ???? ???? ????	0 (0x0000)
R0x05B4	FACE_CENTER_Y_8	???? ???? ???? ????	0 (0x0000)
R0x05B6	FACE_CENTER_Y_9	???? ???? ???? ????	0 (0x0000)
R0x05B8	FACE_CENTER_Y_10	???? ???? ???? ????	0 (0x0000)
R0x05BA	FACE_CENTER_Y_11	???? ???? ???? ????	0 (0x0000)
R0x05BC	FACE_CENTER_Y_12	???? ???? ???? ????	0 (0x0000)
R0x05BE	FACE_CENTER_Y_13	???? ???? ???? ????	0 (0x0000)
R0x05C0	FACE_CENTER_Y_14	???? ???? ???? ????	0 (0x0000)
R0x05C2	FACE_CENTER_Y_15	???? ???? ???? ????	0 (0x0000)
R0x05C4	FACE_SIZE_0	???? ???? ???? ????	0 (0x0000)
R0x05C6	FACE_SIZE_1	???? ???? ???? ????	0 (0x0000)
R0x05C8	FACE_SIZE_2	???? ???? ???? ????	0 (0x0000)
R0x05CA	FACE_SIZE_3	???? ???? ???? ????	0 (0x0000)
R0x05CC	FACE_SIZE_4	???? ???? ???? ????	0 (0x0000)
R0x05CE	FACE_SIZE_5	???? ???? ???? ????	0 (0x0000)
R0x05D0	FACE_SIZE_6	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x05D2	FACE_SIZE_7	???? ???? ???? ????	0 (0x0000)
R0x05D4	FACE_SIZE_8	???? ???? ???? ????	0 (0x0000)
R0x05D6	FACE_SIZE_9	???? ???? ???? ????	0 (0x0000)
R0x05D8	FACE_SIZE_10	???? ???? ???? ????	0 (0x0000)
R0x05DA	FACE_SIZE_11	???? ???? ???? ????	0 (0x0000)
R0x05DC	FACE_SIZE_12	???? ???? ???? ????	0 (0x0000)
R0x05DE	FACE_SIZE_13	???? ???? ???? ????	0 (0x0000)
R0x05E0	FACE_SIZE_14	???? ???? ???? ????	0 (0x0000)
R0x05E2	FACE_SIZE_15	???? ???? ???? ????	0 (0x0000)
R0x05E4	FACE_ROLL_0	???? ???? ???? ????	0 (0x0000)
R0x05E6	FACE_ROLL_1	???? ???? ???? ????	0 (0x0000)
R0x05E8	FACE_ROLL_2	???? ???? ???? ????	0 (0x0000)
R0x05EA	FACE_ROLL_3	???? ???? ???? ????	0 (0x0000)
R0x05EC	FACE_ROLL_4	???? ???? ???? ????	0 (0x0000)
R0x05EE	FACE_ROLL_5	???? ???? ???? ????	0 (0x0000)
R0x05F0	FACE_ROLL_6	???? ???? ???? ????	0 (0x0000)
R0x05F2	FACE_ROLL_7	???? ???? ???? ????	0 (0x0000)
R0x05F4	FACE_ROLL_8	???? ???? ???? ????	0 (0x0000)
R0x05F6	FACE_ROLL_9	???? ???? ???? ????	0 (0x0000)
R0x05F8	FACE_ROLL_10	???? ???? ???? ????	0 (0x0000)
R0x05FA	FACE_ROLL_11	???? ???? ???? ????	0 (0x0000)
R0x05FC	FACE_ROLL_12	???? ???? ???? ????	0 (0x0000)
R0x05FE	FACE_ROLL_13	???? ???? ???? ????	0 (0x0000)
R0x0600	FACE_ROLL_14	???? ???? ???? ????	0 (0x0000)
R0x0602	FACE_ROLL_15	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0604	FACE_SMILE_RATE_0	???? ???? ???? ????	0 (0x0000)
R0x0606	FACE_SMILE_RATE_1	???? ???? ???? ????	0 (0x0000)
R0x0608	FACE_SMILE_RATE_2	???? ???? ???? ????	0 (0x0000)
R0x060A	FACE_SMILE_RATE_3	???? ???? ???? ????	0 (0x0000)
R0x060C	FACE_SMILE_RATE_4	???? ???? ???? ????	0 (0x0000)
R0x060E	FACE_SMILE_RATE_5	???? ???? ???? ????	0 (0x0000)
R0x0610	FACE_SMILE_RATE_6	???? ???? ???? ????	0 (0x0000)
R0x0612	FACE_SMILE_RATE_7	???? ???? ???? ????	0 (0x0000)
R0x0614	FACE_SMILE_RATE_8	???? ???? ???? ????	0 (0x0000)
R0x0616	FACE_SMILE_RATE_9	???? ???? ???? ????	0 (0x0000)
R0x0618	FACE_SMILE_RATE_10	???? ???? ???? ????	0 (0x0000)
R0x061A	FACE_SMILE_RATE_11	???? ???? ???? ????	0 (0x0000)
R0x061C	FACE_SMILE_RATE_12	???? ???? ???? ????	0 (0x0000)
R0x061E	FACE_SMILE_RATE_13	???? ???? ???? ????	0 (0x0000)
R0x0620	FACE_SMILE_RATE_14	???? ???? ???? ????	0 (0x0000)
R0x0622	FACE_SMILE_RATE_15	???? ???? ???? ????	0 (0x0000)
R0x0624	FACED_RESULT	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0628	FACED_TRACK	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0634	FACE_MIN_QX	???? ???? ???? ????	32768 (0x8000)
R0x0636	FACE_MAX_QX	???? ???? ???? ????	32767 (0x7FFF)
R0x0638	FACE_MIN_QY	???? ???? ???? ????	32768 (0x8000)
R0x063A	FACE_MAX_QY	???? ???? ???? ????	32767 (0x7FFF)
R0x0A24	SCENE_MODE	???? ???? ???? ????	0 (0x0000)
R0x0A26	ATM_FACE_STATUS	???? ???? ???? ????	0 (0x0000)
R0x0A28	JPEG_SIZE	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0A2C	CON_BUF_0_1	???? ???? ???? ????	0 (0x0000)
R0x0A2E	CON_BUF_2_3	???? ???? ???? ????	0 (0x0000)
R0x0A30	CON_BUF_4_5	???? ???? ???? ????	0 (0x0000)
R0x0A32	CON_BUF_6_7	???? ???? ???? ????	0 (0x0000)
R0x0A34	CON_BUF_8_9	???? ???? ???? ????	0 (0x0000)
R0x0A36	CON_BUF_10_11	???? ???? ???? ????	0 (0x0000)
R0x0A38	CON_BUF_12_13	???? ???? ???? ????	0 (0x0000)
R0x0A3A	CON_BUF_14_15	???? ???? ???? ????	0 (0x0000)
R0x0A3C	CON_BUF_16_17	???? ???? ???? ????	0 (0x0000)
R0x0A3E	CON_BUF_18_19	???? ???? ???? ????	0 (0x0000)
R0x0A40	CON_BUF_20_21	???? ???? ???? ????	0 (0x0000)
R0x0A42	CON_BUF_22_23	???? ???? ???? ????	0 (0x0000)
R0x0A44	CON_BUF_24_25	???? ???? ???? ????	0 (0x0000)
R0x0A46	CON_BUF_26_27	???? ???? ???? ????	0 (0x0000)
R0x0A48	CON_BUF_28_29	???? ???? ???? ????	0 (0x0000)
R0x0A4A	CON_BUF_30_31	???? ???? ???? ????	0 (0x0000)
R0x0A4C	CON_BUF_32_33	???? ???? ???? ????	0 (0x0000)
R0x0A4E	CON_BUF_34_35	???? ???? ???? ????	0 (0x0000)
R0x0A50	CON_BUF_36_37	???? ???? ???? ????	0 (0x0000)
R0x0A52	CON_BUF_38_39	???? ???? ???? ????	0 (0x0000)
R0x0A54	CON_BUF_40_41	???? ???? ???? ????	0 (0x0000)
R0x0A56	CON_BUF_42_43	???? ???? ???? ????	0 (0x0000)
R0x0A58	CON_BUF_44_45	???? ???? ???? ????	0 (0x0000)
R0x0A5A	CON_BUF_46_47	???? ???? ???? ????	0 (0x0000)
R0x0A5C	CON_BUF_48_49	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0A5E	CON_BUF_50_51	???? ???? ???? ????	0 (0x0000)
R0x0A60	CON_BUF_52_53	???? ???? ???? ????	0 (0x0000)
R0x0A62	CON_BUF_54_55	???? ???? ???? ????	0 (0x0000)
R0x0A64	CON_BUF_56_57	???? ???? ???? ????	0 (0x0000)
R0x0A66	CON_BUF_58_59	???? ???? ???? ????	0 (0x0000)
R0x0A68	CON_BUF_60_61	???? ???? ???? ????	0 (0x0000)
R0x0A6A	CON_BUF_62_63	???? ???? ???? ????	0 (0x0000)
R0x0A6C	CON_BUF_64_65	???? ???? ???? ????	0 (0x0000)
R0x0A6E	CON_BUF_66_67	???? ???? ???? ????	0 (0x0000)
R0x0A70	CON_BUF_68_69	???? ???? ???? ????	0 (0x0000)
R0x0A72	CON_BUF_70_71	???? ???? ???? ????	0 (0x0000)
R0x0A74	CON_BUF_72_73	???? ???? ???? ????	0 (0x0000)
R0x0A76	CON_BUF_74_75	???? ???? ???? ????	0 (0x0000)
R0x0A78	CON_BUF_76_77	???? ???? ???? ????	0 (0x0000)
R0x0A7A	CON_BUF_78_79	???? ???? ???? ????	0 (0x0000)
R0x0A7C	CON_BUF_80_81	???? ???? ???? ????	0 (0x0000)
R0x0A7E	CON_BUF_82_83	???? ???? ???? ????	0 (0x0000)
R0x0A80	CON_BUF_84_85	???? ???? ???? ????	0 (0x0000)
R0x0A82	CON_BUF_86_87	???? ???? ???? ????	0 (0x0000)
R0x0A84	CON_BUF_88_89	???? ???? ???? ????	0 (0x0000)
R0x0A86	CON_BUF_90_91	???? ???? ???? ????	0 (0x0000)
R0x0A88	CON_BUF_92_93	???? ???? ???? ????	0 (0x0000)
R0x0A8A	CON_BUF_94_95	???? ???? ???? ????	0 (0x0000)
R0x0A8C	CON_BUF_96_97	???? ???? ???? ????	0 (0x0000)
R0x0A8E	CON_BUF_98_99	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0A90	CON_BUF_100_101	???? ???? ???? ????	0 (0x0000)
R0x0A92	CON_BUF_102_103	???? ???? ???? ????	0 (0x0000)
R0x0A94	CON_BUF_104_105	???? ???? ???? ????	0 (0x0000)
R0x0A96	CON_BUF_106_107	???? ???? ???? ????	0 (0x0000)
R0x0A98	CON_BUF_108_109	???? ???? ???? ????	0 (0x0000)
R0x0A9A	CON_BUF_110_111	???? ???? ???? ????	0 (0x0000)
R0x0A9C	CON_BUF_112_113	???? ???? ???? ????	0 (0x0000)
R0x0A9E	CON_BUF_114_115	???? ???? ???? ????	0 (0x0000)
R0x0AA0	CON_BUF_116_117	???? ???? ???? ????	0 (0x0000)
R0x0AA2	CON_BUF_118_119	???? ???? ???? ????	0 (0x0000)
R0x0AA4	CON_BUF_120_121	???? ???? ???? ????	0 (0x0000)
R0x0AA6	CON_BUF_122_123	???? ???? ???? ????	0 (0x0000)
R0x0AA8	CON_BUF_124_125	???? ???? ???? ????	0 (0x0000)
R0x0AAA	CON_BUF_126_127	???? ???? ???? ????	0 (0x0000)
R0x0AAC	CON_BUF_128_129	???? ???? ???? ????	0 (0x0000)
R0x0AAE	CON_BUF_130_131	???? ???? ???? ????	0 (0x0000)
R0x0AB0	CON_BUF_132_133	???? ???? ???? ????	0 (0x0000)
R0x0AB2	CON_BUF_134_135	???? ???? ???? ????	0 (0x0000)
R0x0AB4	CON_BUF_136_137	???? ???? ???? ????	0 (0x0000)
R0x0AB6	CON_BUF_138_139	???? ???? ???? ????	0 (0x0000)
R0x0AB8	CON_BUF_140_141	???? ???? ???? ????	0 (0x0000)
R0x0ABA	CON_BUF_142_143	???? ???? ???? ????	0 (0x0000)
R0x0ABC	CON_BUF_144_145	???? ???? ???? ????	0 (0x0000)
R0x0ABE	CON_BUF_146_147	???? ???? ???? ????	0 (0x0000)
R0x0AC0	CON_BUF_148_149	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0AC2	CON_BUF_150_151	???? ???? ???? ????	0 (0x0000)
R0x0AC4	CON_BUF_152_153	???? ???? ???? ????	0 (0x0000)
R0x0AC6	CON_BUF_154_155	???? ???? ???? ????	0 (0x0000)
R0x0AC8	CON_BUF_156_157	???? ???? ???? ????	0 (0x0000)
R0x0ACA	CON_BUF_158_159	???? ???? ???? ????	0 (0x0000)
R0x0ACC	CON_BUF_160_161	???? ???? ???? ????	0 (0x0000)
R0x0ACE	CON_BUF_162_163	???? ???? ???? ????	0 (0x0000)
R0x0AD0	CON_BUF_164_165	???? ???? ???? ????	0 (0x0000)
R0x0AD2	CON_BUF_166_167	???? ???? ???? ????	0 (0x0000)
R0x0AD4	CON_BUF_168_169	???? ???? ???? ????	0 (0x0000)
R0x0AD6	CON_BUF_170_171	???? ???? ???? ????	0 (0x0000)
R0x0AD8	CON_BUF_172_173	???? ???? ???? ????	0 (0x0000)
R0x0ADA	CON_BUF_174_175	???? ???? ???? ????	0 (0x0000)
R0x0ADC	CON_BUF_176_177	???? ???? ???? ????	0 (0x0000)
R0x0ADE	CON_BUF_178_179	???? ???? ???? ????	0 (0x0000)
R0x0AE0	CON_BUF_180_181	???? ???? ???? ????	0 (0x0000)
R0x0AE2	CON_BUF_182_183	???? ???? ???? ????	0 (0x0000)
R0x0AE4	CON_BUF_184_185	???? ???? ???? ????	0 (0x0000)
R0x0AE6	CON_BUF_186_187	???? ???? ???? ????	0 (0x0000)
R0x0AE8	CON_BUF_188_189	???? ???? ???? ????	0 (0x0000)
R0x0AEA	CON_BUF_190_191	???? ???? ???? ????	0 (0x0000)
R0x0AEC	CON_BUF_192_193	???? ???? ???? ????	0 (0x0000)
R0x0AEE	CON_BUF_194_195	???? ???? ???? ????	0 (0x0000)
R0x0AF0	CON_BUF_196_197	???? ???? ???? ????	0 (0x0000)
R0x0AF2	CON_BUF_198_199	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0AF4	CON_BUF_200_201	???? ???? ???? ????	0 (0x0000)
R0x0AF6	CON_BUF_202_203	???? ???? ???? ????	0 (0x0000)
R0x0AF8	CON_BUF_204_205	???? ???? ???? ????	0 (0x0000)
R0x0AFA	CON_BUF_206_207	???? ???? ???? ????	0 (0x0000)
R0x0AFC	CON_BUF_208_209	???? ???? ???? ????	0 (0x0000)
R0x0AFE	CON_BUF_210_211	???? ???? ???? ????	0 (0x0000)
R0x0B00	CON_BUF_212_213	???? ???? ???? ????	0 (0x0000)
R0x0B02	CON_BUF_214_215	???? ???? ???? ????	0 (0x0000)
R0x0B04	CON_BUF_216_217	???? ???? ???? ????	0 (0x0000)
R0x0B06	CON_BUF_218_219	???? ???? ???? ????	0 (0x0000)
R0x0B08	CON_BUF_220_221	???? ???? ???? ????	0 (0x0000)
R0x0B0A	CON_BUF_222_223	???? ???? ???? ????	0 (0x0000)
R0x0B0C	CON_BUF_224_225	???? ???? ???? ????	0 (0x0000)
R0x0B0E	CON_BUF_226_227	???? ???? ???? ????	0 (0x0000)
R0x0B10	CON_BUF_228_229	???? ???? ???? ????	0 (0x0000)
R0x0B12	CON_BUF_230_231	???? ???? ???? ????	0 (0x0000)
R0x0B14	CON_BUF_232_233	???? ???? ???? ????	0 (0x0000)
R0x0B16	CON_BUF_234_235	???? ???? ???? ????	0 (0x0000)
R0x0B18	CON_BUF_236_237	???? ???? ???? ????	0 (0x0000)
R0x0B1A	CON_BUF_238_239	???? ???? ???? ????	0 (0x0000)
R0x0B1C	CON_BUF_240_241	???? ???? ???? ????	0 (0x0000)
R0x0B1E	CON_BUF_242_243	???? ???? ???? ????	0 (0x0000)
R0x0B20	CON_BUF_244_245	???? ???? ???? ????	0 (0x0000)
R0x0B22	CON_BUF_246_247	???? ???? ???? ????	0 (0x0000)
R0x0B24	CON_BUF_248_249	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0B26	CON_BUF_250_251	???? ???? ???? ????	0 (0x0000)
R0x0B28	CON_BUF_252_253	???? ???? ???? ????	0 (0x0000)
R0x0B2A	CON_BUF_254_255	???? ???? ???? ????	0 (0x0000)
R0x0B2C	CON_BUF_256_257	???? ???? ???? ????	0 (0x0000)
R0x0B2E	CON_BUF_258_259	???? ???? ???? ????	0 (0x0000)
R0x0B30	CON_BUF_260_261	???? ???? ???? ????	0 (0x0000)
R0x0B32	CON_BUF_262_263	???? ???? ???? ????	0 (0x0000)
R0x0B34	CON_BUF_264_265	???? ???? ???? ????	0 (0x0000)
R0x0B36	CON_BUF_266_267	???? ???? ???? ????	0 (0x0000)
R0x0B38	CON_BUF_268_269	???? ???? ???? ????	0 (0x0000)
R0x0B3A	CON_BUF_270_271	???? ???? ???? ????	0 (0x0000)
R0x0B3C	CON_BUF_272_273	???? ???? ???? ????	0 (0x0000)
R0x0B3E	CON_BUF_274_275	???? ???? ???? ????	0 (0x0000)
R0x0B40	CON_BUF_276_277	???? ???? ???? ????	0 (0x0000)
R0x0B42	CON_BUF_278_279	???? ???? ???? ????	0 (0x0000)
R0x0B44	CON_BUF_280_281	???? ???? ???? ????	0 (0x0000)
R0x0B46	CON_BUF_282_283	???? ???? ???? ????	0 (0x0000)
R0x0B48	CON_BUF_284_285	???? ???? ???? ????	0 (0x0000)
R0x0B4A	CON_BUF_286_287	???? ???? ???? ????	0 (0x0000)
R0x0B4C	CON_BUF_288_289	???? ???? ???? ????	0 (0x0000)
R0x0B4E	CON_BUF_290_291	???? ???? ???? ????	0 (0x0000)
R0x0B50	CON_BUF_292_293	???? ???? ???? ????	0 (0x0000)
R0x0B52	CON_BUF_294_295	???? ???? ???? ????	0 (0x0000)
R0x0B54	CON_BUF_296_297	???? ???? ???? ????	0 (0x0000)
R0x0B56	CON_BUF_298_299	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0B58	CON_BUF_300_301	???? ???? ???? ????	0 (0x0000)
R0x0B5A	CON_BUF_302_303	???? ???? ???? ????	0 (0x0000)
R0x0B5C	CON_BUF_304_305	???? ???? ???? ????	0 (0x0000)
R0x0B5E	CON_BUF_306_307	???? ???? ???? ????	0 (0x0000)
R0x0B60	CON_BUF_308_309	???? ???? ???? ????	0 (0x0000)
R0x0B62	CON_BUF_310_311	???? ???? ???? ????	0 (0x0000)
R0x0B64	CON_BUF_312_313	???? ???? ???? ????	0 (0x0000)
R0x0B66	CON_BUF_314_315	???? ???? ???? ????	0 (0x0000)
R0x0B68	CON_BUF_316_317	???? ???? ???? ????	0 (0x0000)
R0x0B6A	CON_BUF_318_319	???? ???? ???? ????	0 (0x0000)
R0x0B6C	CON_BUF_320_321	???? ???? ???? ????	0 (0x0000)
R0x0B6E	CON_BUF_322_323	???? ???? ???? ????	0 (0x0000)
R0x0B70	CON_BUF_324_325	???? ???? ???? ????	0 (0x0000)
R0x0B72	CON_BUF_326_327	???? ???? ???? ????	0 (0x0000)
R0x0B74	CON_BUF_328_329	???? ???? ???? ????	0 (0x0000)
R0x0B76	CON_BUF_330_331	???? ???? ???? ????	0 (0x0000)
R0x0B78	CON_BUF_332_333	???? ???? ???? ????	0 (0x0000)
R0x0B7A	CON_BUF_334_335	???? ???? ???? ????	0 (0x0000)
R0x0B7C	CON_BUF_336_337	???? ???? ???? ????	0 (0x0000)
R0x0B7E	CON_BUF_338_339	???? ???? ???? ????	0 (0x0000)
R0x0B80	CON_BUF_340_341	???? ???? ???? ????	0 (0x0000)
R0x0B82	CON_BUF_342_343	???? ???? ???? ????	0 (0x0000)
R0x0B84	CON_BUF_344_345	???? ???? ???? ????	0 (0x0000)
R0x0B86	CON_BUF_346_347	???? ???? ???? ????	0 (0x0000)
R0x0B88	CON_BUF_348_349	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0B8A	CON_BUF_350_351	???? ???? ???? ????	0 (0x0000)
R0x0B8C	CON_BUF_352_353	???? ???? ???? ????	0 (0x0000)
R0x0B8E	CON_BUF_354_355	???? ???? ???? ????	0 (0x0000)
R0x0B90	CON_BUF_356_357	???? ???? ???? ????	0 (0x0000)
R0x0B92	CON_BUF_358_359	???? ???? ???? ????	0 (0x0000)
R0x0B94	CON_BUF_360_361	???? ???? ???? ????	0 (0x0000)
R0x0B96	CON_BUF_362_363	???? ???? ???? ????	0 (0x0000)
R0x0B98	CON_BUF_364_365	???? ???? ???? ????	0 (0x0000)
R0x0B9A	CON_BUF_366_367	???? ???? ???? ????	0 (0x0000)
R0x0B9C	CON_BUF_368_369	???? ???? ???? ????	0 (0x0000)
R0x0B9E	CON_BUF_370_371	???? ???? ???? ????	0 (0x0000)
R0x0BA0	CON_BUF_372_373	???? ???? ???? ????	0 (0x0000)
R0x0BA2	CON_BUF_374_375	???? ???? ???? ????	0 (0x0000)
R0x0BA4	CON_BUF_376_377	???? ???? ???? ????	0 (0x0000)
R0x0BA6	CON_BUF_378_379	???? ???? ???? ????	0 (0x0000)
R0x0BA8	CON_BUF_380_381	???? ???? ???? ????	0 (0x0000)
R0x0BAA	CON_BUF_382_383	???? ???? ???? ????	0 (0x0000)
R0x0BAC	CON_BUF_384_385	???? ???? ???? ????	0 (0x0000)
R0x0BAE	CON_BUF_386_387	???? ???? ???? ????	0 (0x0000)
R0x0BB0	CON_BUF_388_389	???? ???? ???? ????	0 (0x0000)
R0x0BB2	CON_BUF_390_391	???? ???? ???? ????	0 (0x0000)
R0x0BB4	CON_BUF_392_393	???? ???? ???? ????	0 (0x0000)
R0x0BB6	CON_BUF_394_395	???? ???? ???? ????	0 (0x0000)
R0x0BB8	CON_BUF_396_397	???? ???? ???? ????	0 (0x0000)
R0x0BBA	CON_BUF_398_399	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0BBC	CON_BUF_400_401	???? ???? ???? ????	0 (0x0000)
R0x0BBE	CON_BUF_402_403	???? ???? ???? ????	0 (0x0000)
R0x0BC0	CON_BUF_404_405	???? ???? ???? ????	0 (0x0000)
R0x0BC2	CON_BUF_406_407	???? ???? ???? ????	0 (0x0000)
R0x0BC4	CON_BUF_408_409	???? ???? ???? ????	0 (0x0000)
R0x0BC6	CON_BUF_410_411	???? ???? ???? ????	0 (0x0000)
R0x0BC8	CON_BUF_412_413	???? ???? ???? ????	0 (0x0000)
R0x0BCA	CON_BUF_414_415	???? ???? ???? ????	0 (0x0000)
R0x0BCC	CON_BUF_416_417	???? ???? ???? ????	0 (0x0000)
R0x0BCE	CON_BUF_418_419	???? ???? ???? ????	0 (0x0000)
R0x0BD0	CON_BUF_420_421	???? ???? ???? ????	0 (0x0000)
R0x0BD2	CON_BUF_422_423	???? ???? ???? ????	0 (0x0000)
R0x0BD4	CON_BUF_424_425	???? ???? ???? ????	0 (0x0000)
R0x0BD6	CON_BUF_426_427	???? ???? ???? ????	0 (0x0000)
R0x0BD8	CON_BUF_428_429	???? ???? ???? ????	0 (0x0000)
R0x0BDA	CON_BUF_430_431	???? ???? ???? ????	0 (0x0000)
R0x0BDC	CON_BUF_432_433	???? ???? ???? ????	0 (0x0000)
R0x0BDE	CON_BUF_434_435	???? ???? ???? ????	0 (0x0000)
R0x0BE0	CON_BUF_436_437	???? ???? ???? ????	0 (0x0000)
R0x0BE2	CON_BUF_438_439	???? ???? ???? ????	0 (0x0000)
R0x0BE4	CON_BUF_440_441	???? ???? ???? ????	0 (0x0000)
R0x0BE6	CON_BUF_442_443	???? ???? ???? ????	0 (0x0000)
R0x0BE8	CON_BUF_444_445	???? ???? ???? ????	0 (0x0000)
R0x0BEA	CON_BUF_446_447	???? ???? ???? ????	0 (0x0000)
R0x0BEC	CON_BUF_448_449	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0BEE	CON_BUF_450_451	???? ???? ???? ????	0 (0x0000)
R0x0BF0	CON_BUF_452_453	???? ???? ???? ????	0 (0x0000)
R0x0BF2	CON_BUF_454_455	???? ???? ???? ????	0 (0x0000)
R0x0BF4	CON_BUF_456_457	???? ???? ???? ????	0 (0x0000)
R0x0BF6	CON_BUF_458_459	???? ???? ???? ????	0 (0x0000)
R0x0BF8	CON_BUF_460_461	???? ???? ???? ????	0 (0x0000)
R0x0BFA	CON_BUF_462_463	???? ???? ???? ????	0 (0x0000)
R0x0BFC	CON_BUF_464_465	???? ???? ???? ????	0 (0x0000)
R0x0BFE	CON_BUF_466_467	???? ???? ???? ????	0 (0x0000)
R0x0C00	CON_BUF_468_469	???? ???? ???? ????	0 (0x0000)
R0x0C02	CON_BUF_470_471	???? ???? ???? ????	0 (0x0000)
R0x0C04	CON_BUF_472_473	???? ???? ???? ????	0 (0x0000)
R0x0C06	CON_BUF_474_475	???? ???? ???? ????	0 (0x0000)
R0x0C08	CON_BUF_476_477	???? ???? ???? ????	0 (0x0000)
R0x0C0A	CON_BUF_478_479	???? ???? ???? ????	0 (0x0000)
R0x0C0C	CON_BUF_480_481	???? ???? ???? ????	0 (0x0000)
R0x0C0E	CON_BUF_482_483	???? ???? ???? ????	0 (0x0000)
R0x0C10	CON_BUF_484_485	???? ???? ???? ????	0 (0x0000)
R0x0C12	CON_BUF_486_487	???? ???? ???? ????	0 (0x0000)
R0x0C14	CON_BUF_488_489	???? ???? ???? ????	0 (0x0000)
R0x0C16	CON_BUF_490_491	???? ???? ???? ????	0 (0x0000)
R0x0C18	CON_BUF_492_493	???? ???? ???? ????	0 (0x0000)
R0x0C1A	CON_BUF_494_495	???? ???? ???? ????	0 (0x0000)
R0x0C1C	CON_BUF_496_497	???? ???? ???? ????	0 (0x0000)
R0x0C1E	CON_BUF_498_499	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0C20	CON_BUF_500_501	???? ???? ???? ????	0 (0x0000)
R0x0C22	CON_BUF_502_503	???? ???? ???? ????	0 (0x0000)
R0x0C24	CON_BUF_504_505	???? ???? ???? ????	0 (0x0000)
R0x0C26	CON_BUF_506_507	???? ???? ???? ????	0 (0x0000)
R0x0C28	CON_BUF_508_509	???? ???? ???? ????	0 (0x0000)
R0x0C2A	CON_BUF_510_511	???? ???? ???? ????	0 (0x0000)
R0x0C2C	CLS_TABLE_0	???? ???? ???? ????	0 (0x0000)
R0x0C2E	CLS_TABLE_1	???? ???? ???? ????	0 (0x0000)
R0x0C30	CLS_TABLE_2	???? ???? ???? ????	0 (0x0000)
R0x0C32	CLS_TABLE_3	???? ???? ???? ????	0 (0x0000)
R0x0C34	CLS_TABLE_4	???? ???? ???? ????	0 (0x0000)
R0x0C36	CLS_TABLE_5	???? ???? ???? ????	0 (0x0000)
R0x0C38	CLS_TABLE_6	???? ???? ???? ????	0 (0x0000)
R0x0C3A	CLS_TABLE_7	???? ???? ???? ????	0 (0x0000)
R0x0C3C	CLS_TABLE_8	???? ???? ???? ????	0 (0x0000)
R0x0C3E	CLS_TABLE_9	???? ???? ???? ????	0 (0x0000)
R0x0C40	CLS_TABLE_10	???? ???? ???? ????	0 (0x0000)
R0x0C42	CLS_TABLE_11	???? ???? ???? ????	0 (0x0000)
R0x0C44	CLS_TABLE_12	???? ???? ???? ????	0 (0x0000)
R0x0C46	CLS_TABLE_13	???? ???? ???? ????	0 (0x0000)
R0x0C48	CLS_TABLE_14	???? ???? ???? ????	0 (0x0000)
R0x0C4A	CLS_TABLE_15	???? ???? ???? ????	0 (0x0000)
R0x0C4C	CLS_TABLE_16	???? ???? ???? ????	0 (0x0000)
R0x0C4E	CLS_TABLE_17	???? ???? ???? ????	0 (0x0000)
R0x0C50	CLS_TABLE_18	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0C52	CLS_TABLE_19	???? ???? ???? ????	0 (0x0000)
R0x0C54	CLS_TABLE_20	???? ???? ???? ????	0 (0x0000)
R0x0C56	CLS_TABLE_21	???? ???? ???? ????	0 (0x0000)
R0x0C58	CLS_TABLE_22	???? ???? ???? ????	0 (0x0000)
R0x0C5A	CLS_TABLE_23	???? ???? ???? ????	0 (0x0000)
R0x0C5C	CLS_TABLE_24	???? ???? ???? ????	0 (0x0000)
R0x0C5E	CLS_TABLE_25	???? ???? ???? ????	0 (0x0000)
R0x0C60	CLS_TABLE_26	???? ???? ???? ????	0 (0x0000)
R0x0C62	CLS_TABLE_27	???? ???? ???? ????	0 (0x0000)
R0x0C64	CLS_TABLE_28	???? ???? ???? ????	0 (0x0000)
R0x0C66	CLS_TABLE_29	???? ???? ???? ????	0 (0x0000)
R0x0C68	CLS_TABLE_30	???? ???? ???? ????	0 (0x0000)
R0x0C6A	CLS_TABLE_31	???? ???? ???? ????	0 (0x0000)
R0x0C6C	CLS_TABLE_32	???? ???? ???? ????	0 (0x0000)
R0x0C6E	CLS_TABLE_33	???? ???? ???? ????	0 (0x0000)
R0x0C70	CLS_TABLE_34	???? ???? ???? ????	0 (0x0000)
R0x0C72	CLS_TABLE_35	???? ???? ???? ????	0 (0x0000)
R0x0C74	CLS_TABLE_36	???? ???? ???? ????	0 (0x0000)
R0x0C76	CLS_TABLE_37	???? ???? ???? ????	0 (0x0000)
R0x0C78	CLS_TABLE_38	???? ???? ???? ????	0 (0x0000)
R0x0C7A	CLS_TABLE_39	???? ???? ???? ????	0 (0x0000)
R0x0C7C	CLS_TABLE_40	???? ???? ???? ????	0 (0x0000)
R0x0C7E	CLS_TABLE_41	???? ???? ???? ????	0 (0x0000)
R0x0C80	CLS_TABLE_42	???? ???? ???? ????	0 (0x0000)
R0x0C82	CLS_TABLE_43	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0C84	CLS_TABLE_44	???? ???? ???? ????	0 (0x0000)
R0x0C86	CLS_TABLE_45	???? ???? ???? ????	0 (0x0000)
R0x0C88	CLS_TABLE_46	???? ???? ???? ????	0 (0x0000)
R0x0C8A	CLS_TABLE_47	???? ???? ???? ????	0 (0x0000)
R0x0C8C	CLS_TABLE_48	???? ???? ???? ????	0 (0x0000)
R0x0C8E	CLS_TABLE_49	???? ???? ???? ????	0 (0x0000)
R0x0C90	CLS_TABLE_50	???? ???? ???? ????	0 (0x0000)
R0x0C92	CLS_TABLE_51	???? ???? ???? ????	0 (0x0000)
R0x0C94	CLS_TABLE_52	???? ???? ???? ????	0 (0x0000)
R0x0C96	CLS_TABLE_53	???? ???? ???? ????	0 (0x0000)
R0x0C98	CLS_TABLE_54	???? ???? ???? ????	0 (0x0000)
R0x0C9A	CLS_TABLE_55	???? ???? ???? ????	0 (0x0000)
R0x0C9C	CLS_TABLE_56	???? ???? ???? ????	0 (0x0000)
R0x0C9E	CLS_TABLE_57	???? ???? ???? ????	0 (0x0000)
R0x0CA0	CLS_TABLE_58	???? ???? ???? ????	0 (0x0000)
R0x0CA2	CLS_TABLE_59	???? ???? ???? ????	0 (0x0000)
R0x0CA4	CLS_TABLE_60	???? ???? ???? ????	0 (0x0000)
R0x0CA6	CLS_TABLE_61	???? ???? ???? ????	0 (0x0000)
R0x0CA8	CLS_TABLE_62	???? ???? ???? ????	0 (0x0000)
R0x0CAA	CLS_TABLE_63	???? ???? ???? ????	0 (0x0000)
R0x0CAC	CLS_TABLE_64	???? ???? ???? ????	0 (0x0000)
R0x0CAE	CLS_TABLE_65	???? ???? ???? ????	0 (0x0000)
R0x0CB0	CLS_TABLE_66	???? ???? ???? ????	0 (0x0000)
R0x0CB2	CLS_TABLE_67	???? ???? ???? ????	0 (0x0000)
R0x0CB4	CLS_TABLE_68	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0CB6	CLS_TABLE_69	???? ???? ???? ????	0 (0x0000)
R0x0CB8	CLS_TABLE_70	???? ???? ???? ????	0 (0x0000)
R0x0CBA	CLS_TABLE_71	???? ???? ???? ????	0 (0x0000)
R0x0CBC	CLS_TABLE_72	???? ???? ???? ????	0 (0x0000)
R0x0CBE	CLS_TABLE_73	???? ???? ???? ????	0 (0x0000)
R0x0CC0	CLS_TABLE_74	???? ???? ???? ????	0 (0x0000)
R0x0CC2	CLS_TABLE_75	???? ???? ???? ????	0 (0x0000)
R0x0CC4	CLS_TABLE_76	???? ???? ???? ????	0 (0x0000)
R0x0CC6	CLS_TABLE_77	???? ???? ???? ????	0 (0x0000)
R0x0CC8	CLS_TABLE_78	???? ???? ???? ????	0 (0x0000)
R0x0CCA	CLS_TABLE_79	???? ???? ???? ????	0 (0x0000)
R0x0CCC	CLS_TABLE_80	???? ???? ???? ????	0 (0x0000)
R0x0CCE	CLS_TABLE_81	???? ???? ???? ????	0 (0x0000)
R0x0CD0	CLS_TABLE_82	???? ???? ???? ????	0 (0x0000)
R0x0CD2	CLS_TABLE_83	???? ???? ???? ????	0 (0x0000)
R0x0CD4	CLS_TABLE_84	???? ???? ???? ????	0 (0x0000)
R0x0CD6	CLS_TABLE_85	???? ???? ???? ????	0 (0x0000)
R0x0CD8	CLS_TABLE_86	???? ???? ???? ????	0 (0x0000)
R0x0CDA	CLS_TABLE_87	???? ???? ???? ????	0 (0x0000)
R0x0CDC	CLS_TABLE_88	???? ???? ???? ????	0 (0x0000)
R0x0CDE	CLS_TABLE_89	???? ???? ???? ????	0 (0x0000)
R0x0CE0	CLS_TABLE_90	???? ???? ???? ????	0 (0x0000)
R0x0CE2	CLS_TABLE_91	???? ???? ???? ????	0 (0x0000)
R0x0CE4	CLS_TABLE_92	???? ???? ???? ????	0 (0x0000)
R0x0CE6	CLS_TABLE_93	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0CE8	CLS_TABLE_94	???? ???? ???? ????	0 (0x0000)
R0x0CEA	CLS_TABLE_95	???? ???? ???? ????	0 (0x0000)
R0x0CEC	CLS_TABLE_96	???? ???? ???? ????	0 (0x0000)
R0x0CEE	CLS_TABLE_97	???? ???? ???? ????	0 (0x0000)
R0x0CF0	CLS_TABLE_98	???? ???? ???? ????	0 (0x0000)
R0x0CF2	CLS_TABLE_99	???? ???? ???? ????	0 (0x0000)
R0x0CF4	CLS_TABLE_100	???? ???? ???? ????	0 (0x0000)
R0x0CF6	CLS_TABLE_101	???? ???? ???? ????	0 (0x0000)
R0x0CF8	CLS_TABLE_102	???? ???? ???? ????	0 (0x0000)
R0x0CFA	CLS_TABLE_103	???? ???? ???? ????	0 (0x0000)
R0x0CFC	CLS_TABLE_104	???? ???? ???? ????	0 (0x0000)
R0x0CFE	CLS_TABLE_105	???? ???? ???? ????	0 (0x0000)
R0x0D00	CLS_TABLE_106	???? ???? ???? ????	0 (0x0000)
R0x0D02	CLS_TABLE_107	???? ???? ???? ????	0 (0x0000)
R0x0D04	CLS_TABLE_108	???? ???? ???? ????	0 (0x0000)
R0x0D06	CLS_TABLE_109	???? ???? ???? ????	0 (0x0000)
R0x0D08	CLS_TABLE_110	???? ???? ???? ????	0 (0x0000)
R0x0D0A	CLS_TABLE_111	???? ???? ???? ????	0 (0x0000)
R0x0D0C	CLS_TABLE_112	???? ???? ???? ????	0 (0x0000)
R0x0D0E	CLS_TABLE_113	???? ???? ???? ????	0 (0x0000)
R0x0D10	CLS_TABLE_114	???? ???? ???? ????	0 (0x0000)
R0x0D12	CLS_TABLE_115	???? ???? ???? ????	0 (0x0000)
R0x0D14	CLS_TABLE_116	???? ???? ???? ????	0 (0x0000)
R0x0D16	CLS_TABLE_117	???? ???? ???? ????	0 (0x0000)
R0x0D18	CLS_TABLE_118	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0D1A	CLS_TABLE_119	???? ???? ???? ????	0 (0x0000)
R0x0D1C	CLS_TABLE_120	???? ???? ???? ????	0 (0x0000)
R0x0D1E	CLS_TABLE_121	???? ???? ???? ????	0 (0x0000)
R0x0D20	CLS_TABLE_122	???? ???? ???? ????	0 (0x0000)
R0x0D22	CLS_TABLE_123	???? ???? ???? ????	0 (0x0000)
R0x0D24	CLS_TABLE_124	???? ???? ???? ????	0 (0x0000)
R0x0D26	CLS_TABLE_125	???? ???? ???? ????	0 (0x0000)
R0x0D28	CLS_TABLE_126	???? ???? ???? ????	0 (0x0000)
R0x0D2A	CLS_TABLE_127	???? ???? ???? ????	0 (0x0000)
R0x0D2C	CLS_TABLE_128	???? ???? ???? ????	0 (0x0000)
R0x0D2E	CLS_TABLE_129	???? ???? ???? ????	0 (0x0000)
R0x0D30	CLS_TABLE_130	???? ???? ???? ????	0 (0x0000)
R0x0D32	CLS_TABLE_131	???? ???? ???? ????	0 (0x0000)
R0x0D34	CLS_TABLE_132	???? ???? ???? ????	0 (0x0000)
R0x0D36	CLS_TABLE_133	???? ???? ???? ????	0 (0x0000)
R0x0D38	CLS_TABLE_134	???? ???? ???? ????	0 (0x0000)
R0x0D3A	CLS_TABLE_135	???? ???? ???? ????	0 (0x0000)
R0x0D3C	CLS_TABLE_136	???? ???? ???? ????	0 (0x0000)
R0x0D3E	CLS_TABLE_137	???? ???? ???? ????	0 (0x0000)
R0x0D40	CLS_TABLE_138	???? ???? ???? ????	0 (0x0000)
R0x0D42	CLS_TABLE_139	???? ???? ???? ????	0 (0x0000)
R0x0D44	CLS_TABLE_140	???? ???? ???? ????	0 (0x0000)
R0x0D46	CLS_TABLE_141	???? ???? ???? ????	0 (0x0000)
R0x0D48	CLS_TABLE_142	???? ???? ???? ????	0 (0x0000)
R0x0D4A	CLS_TABLE_143	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0D4C	CLS_TABLE_144	???? ???? ???? ????	0 (0x0000)
R0x0D4E	CLS_TABLE_145	???? ???? ???? ????	0 (0x0000)
R0x0D50	CLS_TABLE_146	???? ???? ???? ????	0 (0x0000)
R0x0D52	CLS_TABLE_147	???? ???? ???? ????	0 (0x0000)
R0x0D54	CLS_TABLE_148	???? ???? ???? ????	0 (0x0000)
R0x0D56	CLS_TABLE_149	???? ???? ???? ????	0 (0x0000)
R0x0D58	CLS_TABLE_150	???? ???? ???? ????	0 (0x0000)
R0x0D5A	CLS_TABLE_151	???? ???? ???? ????	0 (0x0000)
R0x0D5C	CLS_TABLE_152	???? ???? ???? ????	0 (0x0000)
R0x0D5E	CLS_TABLE_153	???? ???? ???? ????	0 (0x0000)
R0x0D60	CLS_TABLE_154	???? ???? ???? ????	0 (0x0000)
R0x0D62	CLS_TABLE_155	???? ???? ???? ????	0 (0x0000)
R0x0D64	CLS_TABLE_156	???? ???? ???? ????	0 (0x0000)
R0x0D66	CLS_TABLE_157	???? ???? ???? ????	0 (0x0000)
R0x0D68	CLS_TABLE_158	???? ???? ???? ????	0 (0x0000)
R0x0D6A	CLS_TABLE_159	???? ???? ???? ????	0 (0x0000)
R0x0D6C	CLS_TABLE_160	???? ???? ???? ????	0 (0x0000)
R0x0D6E	CLS_TABLE_161	???? ???? ???? ????	0 (0x0000)
R0x0D70	CLS_TABLE_162	???? ???? ???? ????	0 (0x0000)
R0x0D72	CLS_TABLE_163	???? ???? ???? ????	0 (0x0000)
R0x0D74	CLS_TABLE_164	???? ???? ???? ????	0 (0x0000)
R0x0D76	CLS_TABLE_165	???? ???? ???? ????	0 (0x0000)
R0x0D78	CLS_TABLE_166	???? ???? ???? ????	0 (0x0000)
R0x0D7A	CLS_TABLE_167	???? ???? ???? ????	0 (0x0000)
R0x0D7C	CLS_TABLE_168	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0D7E	CLS_TABLE_169	???? ???? ???? ????	0 (0x0000)
R0x0D80	CLS_TABLE_170	???? ???? ???? ????	0 (0x0000)
R0x0D82	CLS_TABLE_171	???? ???? ???? ????	0 (0x0000)
R0x0D84	CLS_TABLE_172	???? ???? ???? ????	0 (0x0000)
R0x0D86	CLS_TABLE_173	???? ???? ???? ????	0 (0x0000)
R0x0D88	CLS_TABLE_174	???? ???? ???? ????	0 (0x0000)
R0x0D8A	CLS_TABLE_175	???? ???? ???? ????	0 (0x0000)
R0x0D8C	CLS_TABLE_176	???? ???? ???? ????	0 (0x0000)
R0x0D8E	CLS_TABLE_177	???? ???? ???? ????	0 (0x0000)
R0x0D90	CLS_TABLE_178	???? ???? ???? ????	0 (0x0000)
R0x0D92	CLS_TABLE_179	???? ???? ???? ????	0 (0x0000)
R0x0D94	CLS_TABLE_180	???? ???? ???? ????	0 (0x0000)
R0x0D96	CLS_TABLE_181	???? ???? ???? ????	0 (0x0000)
R0x0D98	CLS_TABLE_182	???? ???? ???? ????	0 (0x0000)
R0x0D9A	CLS_TABLE_183	???? ???? ???? ????	0 (0x0000)
R0x0D9C	CLS_TABLE_184	???? ???? ???? ????	0 (0x0000)
R0x0D9E	CLS_TABLE_185	???? ???? ???? ????	0 (0x0000)
R0x0DA0	CLS_TABLE_186	???? ???? ???? ????	0 (0x0000)
R0x0DA2	CLS_TABLE_187	???? ???? ???? ????	0 (0x0000)
R0x0DA4	CLS_TABLE_188	???? ???? ???? ????	0 (0x0000)
R0x0DA6	CLS_TABLE_189	???? ???? ???? ????	0 (0x0000)
R0x0DA8	CLS_TABLE_190	???? ???? ???? ????	0 (0x0000)
R0x0DAA	CLS_TABLE_191	???? ???? ???? ????	0 (0x0000)
R0x0DAC	CLS_TABLE_192	???? ???? ???? ????	0 (0x0000)
R0x0DAE	CLS_TABLE_193	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0DB0	CLS_TABLE_194	???? ???? ???? ????	0 (0x0000)
R0x0DB2	CLS_TABLE_195	???? ???? ???? ????	0 (0x0000)
R0x0DB6	AWB_GGAIN	???? ???? ???? ????	0 (0x0000)
R0x0DB8	LIFT	???? ???? ???? ????	0 (0x0000)
R0x0DBA	ATM_OVEREXPOSURE_VALUE	???? ???? ???? ????	0 (0x0000)
R0x0DBC	COGNIZE_ZONE_POINTER	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0DC0	ATM_SENSOR_OVEREXPOSURE_VALUE	???? ???? ???? ????	0 (0x0000)
R0x0DC2	AWB_PEAK_MIX	???? ???? ???? ????	0 (0x0000)
R0x0DC4	PRI_SENSOR_FREQ	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0DC8	SEC_SENSOR_FREQ	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0DCC	AF_UROI_ZONE	???? ???? ???? ????	0 (0x0000)
R0x0DD0	AWB_PEAK_RATIO	???? ???? ???? ????	0 (0x0000)
R0x0DD2	AWB_AVG_QX	???? ???? ???? ????	0 (0x0000)
R0x0DD4	AWB_AVG_QY	???? ???? ???? ????	0 (0x0000)
R0x0DD6	AWB_AVG_W	???? ???? ???? ????	0 (0x0000)
R0x0DD8	AWB_UPPER_QX_TH	???? ???? ???? ????	0 (0x0000)
R0x0DDA	AWB_UPPER_QX	???? ???? ???? ????	0 (0x0000)
R0x0DDC	AWB_UPPER_QY	???? ???? ???? ????	0 (0x0000)
R0x0DDE	AWB_UPPER_W	???? ???? ???? ????	0 (0x0000)
R0x0DE0	AWB_MIX_QX	???? ???? ???? ????	0 (0x0000)
R0x0DE2	AWB_MIX_QY	???? ???? ???? ????	0 (0x0000)
R0x0DE4	AWB_MIX_W	???? ???? ???? ????	0 (0x0000)
R0x0DE6	AWB_SNAP_QX	???? ???? ???? ????	0 (0x0000)
R0x0DE8	AWB_SNAP_QY	???? ???? ???? ????	0 (0x0000)
R0x0DEA	AWB_SNAP_W	???? ???? ???? ????	0 (0x0000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0DEC	AWB_DETECT_QX	???? ???? ???? ????	0 (0x0000)
R0x0DEE	AWB_DETECT_QY	???? ???? ???? ????	0 (0x0000)
R0x0DF0	AWB_DETECT_W	???? ???? ???? ????	0 (0x0000)
R0x0DF2	ACTUAL_PP_LUMA_RED	???? ???? ???? ????	0 (0x0000)
R0x0DF4	ACTUAL_PP_LUMA_BLUE	???? ???? ???? ????	0 (0x0000)
R0x0DF6	PURPLE_FLARE_SCORE	???? ???? ???? ????	0 (0x0000)
R0x0DF8	COGNIZE_SKY_AREA	???? ???? ???? ????	0 (0x0000)
R0x0DFA	COGNIZ_AREA	???? ???? ???? ????	0 (0x0000)
R0x0DFC	AWB_PEAK_QX	???? ???? ???? ????	0 (0x0000)
R0x0DFE	AWB_PEAK_QY	???? ???? ???? ????	0 (0x0000)
R0x0E00	AWB_PEAK_W	???? ???? ???? ????	0 (0x0000)
R0x0E02	AWB_TOTAL_QX	???? ???? ???? ????	0 (0x0000)
R0x0E04	AWB_TOTAL_QY	???? ???? ???? ????	0 (0x0000)
R0x0E06	AWB_TOTAL_W	???? ???? ???? ????	0 (0x0000)
R0x0E12	AWB_LUMA_TH	???? ???? ???? ????	0 (0x0000)
R0x0E14	ATM_UROI_X0	???? ???? ???? ????	6144 (0x1800)
R0x0E16	ATM_UROI_Y0	???? ???? ???? ????	6144 (0x1800)
R0x0E18	ATM_UROI_X1	???? ???? ???? ????	10240 (0x2800)
R0x0E1A	ATM_UROI_Y1	???? ???? ???? ????	10240 (0x2800)
R0x0E20	AF_STATUS2	???? ???? ???? ????	0 (0x0000)
R0x0E24	AF_SNUM_STATUS	???? ???? ???? ????	0 (0x0000)
R0x0E26	AF_PDAF_STATUS	???? ???? ???? ????	0 (0x0000)
R0x0E28	AF_FRAME_CNT	???? ???? ???? ????	0 (0x0000)
R0x0E2A	ATM_SENSOR_IHDR_EXPOSURE_VALUE	???? ???? ???? ????	0 (0x0000)
R0x0E2C	SENSOR_GAIN_IHDR	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)

Table 7. BASIC INFO REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0E30	AE_GAIN_IHDR	???? ???? ???? ????	256 (0x0100)
R0x0E32	SCRIPT_CUR	???? ???? ???? ????	0 (0x0000)
R0x0E34	UPTIME_SEC	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0E38	UPTIME_SEC_FRAC	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x5000	SNR	dddd dddd dddd dddd	2560 (0x0A00)
R0x5002	AE_CTRL	dddd dddd dddd dddd	172 (0x00AC)
R0x5004	AE_MANUAL_BV	dddd dddd dddd dddd	2048 (0x0800)
R0x5006	AE_MANUAL_GAIN	dddd dddd dddd dddd	256 (0x0100)
R0x5008	AE_MANUAL_ISO	dddd dddd dddd dddd	100 (0x0064)
R0x500A	AE_SV_MAX_OFF_HDR	dddd dddd dddd dddd	0 (0x0000)
R0x500C	AE_MANUAL_EXP_TIME	dddd dddd dddd dddd dddd dddd dddd dddd	10000 (0x00002710)
R0x5010	AE_BV_MIN	dddd dddd dddd dddd	64768 (0xFD00)
R0x5012	AE_BV_MAX	dddd dddd dddd dddd	3072 (0x0C00)
R0x5014	AE_BV_OFF	dddd dddd dddd dddd	0 (0x0000)
R0x5016	AE_BV_BIAS	dddd dddd dddd dddd	0 (0x0000)
R0x5018	AE_PV_TARGET	dddd dddd dddd dddd	64999 (0xFDE7)
R0x501A	AE_BACKLIGHT	dddd dddd dddd dddd	128 (0x0080)
R0x501C	AE_SPEED	dddd dddd dddd dddd	4096 (0x1000)
R0x501E	AE_BACKLIGHT_UROI	dddd dddd dddd dddd	0 (0x0000)
R0x5020	AE_MET_UROI	dddd dddd dddd dddd	1 (0x0001)
R0x5022	AE_BACKLIGHT_FACE	dddd dddd dddd dddd	256 (0x0100)
R0x5024	AE_MET_FACE	dddd dddd dddd dddd	2 (0x0002)
R0x5026	AE_FACE_SIZE_WEIGHT	dddd dddd dddd dddd	128 (0x0080)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x5028	AE_FACE_SEL_WEIGHT	dddd dddd dddd dddd	0 (0x0000)
R0x502A	AE_BV_FILTER_TH	dddd dddd dddd dddd	64 (0x0040)
R0x502C	AE_MIN_CHANGE	dddd dddd dddd dddd	6 (0x0006)
R0x502E	AE_FACE_WEIGHT	dddd dddd dddd dddd	256 (0x0100)
R0x5030	AE_FLICKER_HYST	dddd dddd dddd dddd	128 (0x0080)
R0x5032	AE_MAX_SENSOR_GAIN	dddd dddd dddd dddd	4096 (0x1000)
R0x5034	AE_SV_MAX_OFF	dddd dddd dddd dddd	3072 (0x0C00)
R0x5036	AE_UROI_X0	dddd dddd dddd dddd	0 (0x0000)
R0x5038	AE_UROI_Y0	dddd dddd dddd dddd	0 (0x0000)
R0x503A	AE_UROI_X1	dddd dddd dddd dddd	16384 (0x4000)
R0x503C	AE_UROI_Y1	dddd dddd dddd dddd	16384 (0x4000)
R0x503E	AE_MET	dddd dddd dddd dddd	2 (0x0002)
R0x5040	AE_PV_UROI_LO	dddd dddd dddd dddd	64512 (0xFC00)
R0x5042	AE_PV_UROI_HI	dddd dddd dddd dddd	1024 (0x0400)
R0x5044	AE_UROI_RATIO	dddd dddd dddd dddd	3072 (0x0C00)
R0x5046	AE_UROI_SPEED	dddd dddd dddd dddd	51 (0x0033)
R0x5052	AFCS_LOCK_MIN_PDIFF_CHANGE	dddd dddd dddd dddd	10 (0x000A)
R0x5054	AFCS_LOCK_MAX_PDIFF_DEV	dddd dddd dddd dddd	64 (0x0040)
R0x5056	SNR_OVERRIDE	dddd dddd dddd dddd	0 (0x0000)
R0x5058	AF_CTRL	dddd dddd dddd dddd	4481 (0x1181)
R0x505A	AF_CONF	dddd dddd dddd dddd	3646 (0x0E3E)
R0x505C	AF_MANUAL_POS	dddd dddd dddd dddd	0 (0x0000)
R0x505E	AF_POS_BOUND	dddd dddd dddd dddd	65280 (0xFF00)
R0x5060	AF_DOCK	dddd dddd dddd dddd	0 (0x0000)
R0x5062	AF_MANUAL_UROI_X0	dddd dddd dddd dddd	6144 (0x1800)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x5064	AF_MANUAL_UROI_Y0	dddd dddd dddd dddd	6144 (0x1800)
R0x5066	AF_MANUAL_UROI_X1	dddd dddd dddd dddd	10240 (0x2800)
R0x5068	AF_MANUAL_UROI_Y1	dddd dddd dddd dddd	10240 (0x2800)
R0x506A	AF_FBREATH_R	dddd dddd dddd dddd	4096 (0x1000)
R0x506C	AF_START_ADJ	dddd dddd dddd dddd	67 (0x0043)
R0x506E	AF_STOP_ADJ	dddd dddd dddd dddd	26 (0x001A)
R0x5070	AF_MARKER_TIME	dddd dddd dddd dddd	2000 (0x07D0)
R0x5072	AF_RCNT_TH	dddd dddd dddd dddd	655 (0x028F)
R0x5074	AF_EDGE_STATS_LTH	dddd dddd dddd dddd	3686 (0x0E66)
R0x5076	AF_EDGE_STATS_LSTH	dddd dddd dddd dddd	1024 (0x0400)
R0x5078	AF_EDGE_CONFIDENCE_TH	dddd dddd dddd dddd	1024 (0x0400)
R0x507A	AF_UNLOCK_LEDGE_THSCALE	dddd dddd dddd dddd	4096 (0x1000)
R0x507C	AF_UNLOCK_LMAXEDGE_THSCALE	dddd dddd dddd dddd	4096 (0x1000)
R0x507E	AF_UNLOCK_LBV_THSCALE	dddd dddd dddd dddd	4096 (0x1000)
R0x5080	AF_PD_H_DPOS_TH	dddd dddd dddd dddd	4 (0x0004)
R0x5082	AF_PD_D_DPOS_TH	dddd dddd dddd dddd	16404 (0x4014)
R0x5084	AF_PD_D_DEV_TH	dddd dddd dddd dddd	4104 (0x1008)
R0x5088	AFS_SLOTS	dddd dddd dddd dddd	1289 (0x0509)
R0x508A	AF_EHIST_MAXTH	dddd dddd dddd dddd	768 (0x0300)
R0x508C	AFS_ERATIO_TH	dddd dddd dddd dddd	307 (0x0133)
R0x508E	AFS_ERATIO_STH	dddd dddd dddd dddd	358 (0x0166)
R0x5090	AFS_TESMAX_TH	dddd dddd dddd dddd	6 (0x0006)
R0x5092	AFS_TESMAX_STH	dddd dddd dddd dddd	12 (0x000C)
R0x5094	AFS_RCNT_UTH	dddd dddd dddd dddd	64880 (0xFD70)
R0x5096	AFS_RCNT_LTH	dddd dddd dddd dddd	64225 (0xFAE1)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x5098	AFS_FF_TH	dddd dddd dddd dddd	16335 (0x3FCF)
R0x509A	AFS_STUCKR	dddd dddd dddd dddd	8192 (0x2000)
R0x509C	AFS_STUCKSH	dddd dddd dddd dddd	12822 (0x3216)
R0x509E	AFS_SPASS_RANGE	dddd dddd dddd dddd	384 (0x0180)
R0x50A0	AFS_HYPERFOCAL_AR	dddd dddd dddd dddd	16056 (0x3EB8)
R0x50A2	AFC_SEVAL_VTH	dddd dddd dddd dddd	164 (0x00A4)
R0x50A4	AFC_SEVAL_DTH	dddd dddd dddd dddd	14746 (0x399A)
R0x50A6	AFC_MEVAL_TH	dddd dddd dddd dddd	16335 (0x3FCF)
R0x50A8	AFC_SEARCH_TIMES_MAX	dddd dddd dddd dddd	3 (0x0003)
R0x50AA	AFC_SSTEP	dddd dddd dddd dddd	16386 (0x4002)
R0x50AC	AFC_ASSTEP_STH	dddd dddd dddd dddd	7705 (0x1E19)
R0x50AE	AFC_ASSTEP_ETH	dddd dddd dddd dddd	19456 (0x4C00)
R0x50B0	AFC_ASSTEP_MS	dddd dddd dddd dddd	514 (0x0202)
R0x50B2	AFC_ASSTEP_MACRO	dddd dddd dddd dddd	896 (0x0380)
R0x50B4	AFC_QPEAK	dddd dddd dddd dddd	4357 (0x1105)
R0x50B6	AFC_MOVE_TIMES_MAX	dddd dddd dddd dddd	255 (0x00FF)
R0x50B8	AFC_MOVE	dddd dddd dddd dddd	776 (0x0308)
R0x50BA	AFC_EXCUSE_TIMES_MAX	dddd dddd dddd dddd	4351 (0x10FF)
R0x50BC	AFC_EXCUSE	dddd dddd dddd dddd	35848 (0x8C08)
R0x50BE	AFC_DOCK	dddd dddd dddd dddd	8 (0x0008)
R0x50C0	AFC_STEADY_BV_CHANGE	dddd dddd dddd dddd	3072 (0x0C00)
R0x50C2	AFC_STEADY_FSIZE_CHANGE	dddd dddd dddd dddd	4096 (0x1000)
R0x50C4	AFC_LOCK1_MIN_LEDGE_CHANGE	dddd dddd dddd dddd	2304 (0x0900)
R0x50C6	AFC_LOCK1_MIN_LMAXEDGE_CHANGE	dddd dddd dddd dddd	2304 (0x0900)
R0x50C8	AFC_LOCK1_MIN_LBV_CHANGE	dddd dddd dddd dddd	2457 (0x0999)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x50CA	AFC_LOCK1_MIN_LFSIZE_CHANGE	dddd dddd dddd dddd	5120 (0x1400)
R0x50CC	AFC_LOCK2_MIN_LEDGE_CHANGE	dddd dddd dddd dddd	2304 (0x0900)
R0x50CE	AFC_LOCK2_MIN_LMAXEDGE_CHANGE	dddd dddd dddd dddd	2304 (0x0900)
R0x50D0	AFC_LOCK2_MIN_LBV_CHANGE	dddd dddd dddd dddd	2457 (0x0999)
R0x50D2	AFC_LOCK2_MIN_LFSIZE_CHANGE	dddd dddd dddd dddd	5120 (0x1400)
R0x50D4	AFC_LOCK_MAX_PEDGE_CHANGE	dddd dddd dddd dddd	525 (0x020D)
R0x50D6	AFC_LOCK_MAX_PMAXEDGE_CHANGE	dddd dddd dddd dddd	2560 (0x0A00)
R0x50D8	AFC_LOCK_MAX_PBV_CHANGE	dddd dddd dddd dddd	819 (0x0333)
R0x50DA	AFC_LOCK_MIN_SKIP	dddd dddd dddd dddd	1000 (0x03E8)
R0x50DC	AFC_LOCK_MIN_STABLE	dddd dddd dddd dddd	300 (0x012C)
R0x50DE	AFC_LOCK_MIN_FTRACK_STABLE	dddd dddd dddd dddd	750 (0x02EE)
R0x50E0	AF_PD_NS_DPOS_TH	dddd dddd dddd dddd	128 (0x0080)
R0x50E2	AF_PD_NS_DEV_TH	dddd dddd dddd dddd	128 (0x0080)
R0x50E4	AF_PD_DC_DEV_TH	dddd dddd dddd dddd	64 (0x0040)
R0x50E6	AF_PD_DC_MIN_DPOS_ABS_CHANGE	dddd dddd dddd dddd	2048 (0x0800)
R0x50E8	AF_PD_DC_MIN_DPOS_REL_CHANGE	dddd dddd dddd dddd	64 (0x0040)
R0x50EA	AF_PD_DC_MIN_EDGE_ABS_CHANGE	dddd dddd dddd dddd	5120 (0x1400)
R0x50EC	AF_PD_DC_MIN_EDGE_REL_CHANGE	dddd dddd dddd dddd	32 (0x0020)
R0x50EE	AFCS_LOCK_MAX_PZLUMA_CHANGE	dddd dddd dddd dddd	0 (0x0000)
R0x50F0	AFCS_LOCK_MIN_LEDGE_CHANGE	dddd dddd dddd dddd	2304 (0x0900)
R0x50F2	AFCS_LOCK_MIN_LMAXEDGE_CHANGE	dddd dddd dddd dddd	2304 (0x0900)
R0x50F4	AFCS_LOCK_MIN_LBV_CHANGE	dddd dddd dddd dddd	2457 (0x0999)
R0x50F6	AFCS_LOCK_MAX_PEDGE_CHANGE	dddd dddd dddd dddd	525 (0x020D)
R0x50F8	AFCS_LOCK_MAX_PMAXEDGE_CHANGE	dddd dddd dddd dddd	2560 (0x0A00)
R0x50FA	AFCS_LOCK_MAX_PBV_CHANGE	dddd dddd dddd dddd	819 (0x0333)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x50FC	AFCS_LOCK_MIN_SKIP	dddd dddd dddd dddd	1000 (0x03E8)
R0x50FE	AFCS_LOCK_MIN_STABLE	dddd dddd dddd dddd	600 (0x0258)
R0x5100	AWB_CTRL	dddd dddd dddd dddd	4176 (0x1050)
R0x5102	AWB_MANUAL_QX	dddd dddd dddd dddd	0 (0x0000)
R0x5104	AWB_MANUAL_QY	dddd dddd dddd dddd	0 (0x0000)
R0x5106	AWB_QX_OFF	dddd dddd dddd dddd	0 (0x0000)
R0x5108	AWB_QY_OFF	dddd dddd dddd dddd	0 (0x0000)
R0x510A	AWB_MANUAL_TEMP	dddd dddd dddd dddd	5000 (0x1388)
R0x510C	AWB_OVERRIDE_GAIN_0	dddd dddd dddd dddd	0 (0x0000)
R0x510E	AWB_OVERRIDE_GAIN_1	dddd dddd dddd dddd	0 (0x0000)
R0x5110	AWB_OVERRIDE_GAIN_2	dddd dddd dddd dddd	0 (0x0000)
R0x5112	AWB_NORM_GAIN_MIN	dddd dddd dddd dddd	51 (0x0033)
R0x5114	AWB_NORM_GAIN_MAX	dddd dddd dddd dddd	65535 (0xFFFF)
R0x5116	AWB_SPEED	dddd dddd dddd dddd	2560 (0x0A00)
R0x5118	AWB_MIN_TEMP	dddd dddd dddd dddd	2300 (0x08FC)
R0x511A	AWB_MAX_TEMP	dddd dddd dddd dddd	9000 (0x2328)
R0x511C	AWB_PREV_WEIGHT	dddd dddd dddd dddd	0 (0x0000)
R0x511E	AWB_LUMA_AVG	dddd dddd dddd dddd	0 (0x0000)
R0x5120	AWB_UNLIKELY0_MAX_TEMP	dddd dddd dddd dddd	2300 (0x08FC)
R0x5122	AWB_UNLIKELY1_MIN_TEMP	dddd dddd dddd dddd	9000 (0x2328)
R0x5124	AWB_CALIB_FLAT_QX	dddd dddd dddd dddd	0 (0x0000)
R0x5126	AWB_CALIB_FLAT_QY	dddd dddd dddd dddd	0 (0x0000)
R0x5128	AWB_CALIB_FLAT_REF_QX	dddd dddd dddd dddd	0 (0x0000)
R0x512A	AWB_CALIB_FLAT_REF_QY	dddd dddd dddd dddd	0 (0x0000)
R0x512E	AWB_UPPER_MAX_QX	dddd dddd dddd dddd	0 (0x0000)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x5130	AWB_UNLIKELY0_WEIGHT	dddd dddd dddd dddd	1536 (0x0600)
R0x5132	AWB_UNLIKELY1_WEIGHT	dddd dddd dddd dddd	1536 (0x0600)
R0x5134	AWB_PEAK_MIX_P1	dddd dddd dddd dddd	0 (0x0000)
R0x5136	AWB_PEAK_MIX_P2	dddd dddd dddd dddd	0 (0x0000)
R0x5138	AWB_DEFAULT_TEMP	dddd dddd dddd dddd	5000 (0x1388)
R0x513A	AWB_DEFAULT_CONF	dddd dddd dddd dddd	0 (0x0000)
R0x513C	AWB_FACE_WEIGHT	dddd dddd dddd dddd	3584 (0x0E00)
R0x513E	AWB_MAX_RATIO	dddd dddd dddd dddd	3696 (0x0E70)
R0x5140	AWB_MIN_STEP	dddd dddd dddd dddd	204 (0x00CC)
R0x5142	AWB_UNLOCK_SPEED	dddd dddd dddd dddd	1024 (0x0400)
R0x5144	AWB_MIN_LOCKED_TIME	dddd dddd dddd dddd	80 (0x0050)
R0x5146	AWB_MAX_LOCKED_TIME	dddd dddd dddd dddd	1000 (0x03E8)
R0x5148	AWB_ZONE_TH	dddd dddd dddd dddd	256 (0x0100)
R0x514A	AWB_QY_EXTEND_UP	dddd dddd dddd dddd	1024 (0x0400)
R0x514C	AWB_QY_EXTEND_DOWN	dddd dddd dddd dddd	1024 (0x0400)
R0x514E	AWB_LOCK_TH	dddd dddd dddd dddd	5 (0x0005)
R0x5150	AWB_UNLOCK_TH	dddd dddd dddd dddd	204 (0x00CC)
R0x5152	AWB_MINV	dddd dddd dddd dddd	0 (0x0000)
R0x5154	AWB_MAXV	dddd dddd dddd dddd	980 (0x03D4)
R0x5156	AWB_POST_RG	dddd dddd dddd dddd	4096 (0x1000)
R0x5158	AWB_POST_BG	dddd dddd dddd dddd	4096 (0x1000)
R0x515A	AWB_HYSTERESIS_FACTOR	dddd dddd dddd dddd	5324 (0x14CC)
R0x515C	AWB_CALIB_NCC	dddd dddd dddd dddd	0 (0x0000)
R0x515E	AWB_CALIB_CC_0	dddd dddd dddd dddd	0 (0x0000)
R0x5160	AWB_CALIB_CC_1	dddd dddd dddd dddd	0 (0x0000)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x5162	AWB_CALIB_CC_2	dddd dddd dddd dddd	0 (0x0000)
R0x5164	AWB_CALIB_CC_3	dddd dddd dddd dddd	0 (0x0000)
R0x5166	AWB_CALIB_CC_4	dddd dddd dddd dddd	0 (0x0000)
R0x5168	AWB_CALIB_CC_5	dddd dddd dddd dddd	0 (0x0000)
R0x521C	AWB_CC_UNITY	dddd dddd dddd dddd	0 (0x0000)
R0x521E	AWB_CALIB_TEMP_0	dddd dddd dddd dddd	2300 (0x08FC)
R0x5220	AWB_CALIB_TEMP_1	dddd dddd dddd dddd	2500 (0x09C4)
R0x5222	AWB_CALIB_TEMP_2	dddd dddd dddd dddd	2800 (0x0AF0)
R0x5224	AWB_CALIB_TEMP_3	dddd dddd dddd dddd	4250 (0x109A)
R0x5226	AWB_CALIB_TEMP_4	dddd dddd dddd dddd	5000 (0x1388)
R0x5228	AWB_CALIB_TEMP_5	dddd dddd dddd dddd	6500 (0x1964)
R0x522A	AWB_CALIB_TEMP_6	dddd dddd dddd dddd	7500 (0x1D4C)
R0x522C	AWB_CALIB_TEMP_7	dddd dddd dddd dddd	15000 (0x3A98)
R0x522E	AWB_CALIB_REF_QX_0	dddd dddd dddd dddd	0 (0x0000)
R0x5230	AWB_CALIB_REF_QX_1	dddd dddd dddd dddd	0 (0x0000)
R0x5232	AWB_CALIB_REF_QX_2	dddd dddd dddd dddd	0 (0x0000)
R0x5234	AWB_CALIB_REF_QX_3	dddd dddd dddd dddd	0 (0x0000)
R0x5236	AWB_CALIB_REF_QX_4	dddd dddd dddd dddd	0 (0x0000)
R0x5238	AWB_CALIB_REF_QX_5	dddd dddd dddd dddd	0 (0x0000)
R0x523A	AWB_CALIB_REF_QX_6	dddd dddd dddd dddd	0 (0x0000)
R0x523C	AWB_CALIB_REF_QX_7	dddd dddd dddd dddd	0 (0x0000)
R0x523E	AWB_CALIB_REF_QY_0	dddd dddd dddd dddd	0 (0x0000)
R0x5240	AWB_CALIB_REF_QY_1	dddd dddd dddd dddd	0 (0x0000)
R0x5242	AWB_CALIB_REF_QY_2	dddd dddd dddd dddd	0 (0x0000)
R0x5244	AWB_CALIB_REF_QY_3	dddd dddd dddd dddd	0 (0x0000)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x5246	AWB_CALIB_REF_QY_4	dddd dddd dddd dddd	0 (0x0000)
R0x5248	AWB_CALIB_REF_QY_5	dddd dddd dddd dddd	0 (0x0000)
R0x524A	AWB_CALIB_REF_QY_6	dddd dddd dddd dddd	0 (0x0000)
R0x524C	AWB_CALIB_REF_QY_7	dddd dddd dddd dddd	0 (0x0000)
R0x524E	AWB_CALIB_QX_0	dddd dddd dddd dddd	0 (0x0000)
R0x5250	AWB_CALIB_QX_1	dddd dddd dddd dddd	0 (0x0000)
R0x5252	AWB_CALIB_QX_2	dddd dddd dddd dddd	0 (0x0000)
R0x5254	AWB_CALIB_QX_3	dddd dddd dddd dddd	0 (0x0000)
R0x5256	AWB_CALIB_QX_4	dddd dddd dddd dddd	0 (0x0000)
R0x5258	AWB_CALIB_QX_5	dddd dddd dddd dddd	0 (0x0000)
R0x525A	AWB_CALIB_QX_6	dddd dddd dddd dddd	0 (0x0000)
R0x525C	AWB_CALIB_QX_7	dddd dddd dddd dddd	0 (0x0000)
R0x525E	AWB_CALIB_QY_0	dddd dddd dddd dddd	0 (0x0000)
R0x5260	AWB_CALIB_QY_1	dddd dddd dddd dddd	0 (0x0000)
R0x5262	AWB_CALIB_QY_2	dddd dddd dddd dddd	0 (0x0000)
R0x5264	AWB_CALIB_QY_3	dddd dddd dddd dddd	0 (0x0000)
R0x5266	AWB_CALIB_QY_4	dddd dddd dddd dddd	0 (0x0000)
R0x5268	AWB_CALIB_QY_5	dddd dddd dddd dddd	0 (0x0000)
R0x526A	AWB_CALIB_QY_6	dddd dddd dddd dddd	0 (0x0000)
R0x526C	AWB_CALIB_QY_7	dddd dddd dddd dddd	0 (0x0000)
R0x526E	AWB_CALIB_QX_LEFT_0_1	dddd dddd dddd dddd	0 (0x0000)
R0x5270	AWB_CALIB_QX_LEFT_2_3	dddd dddd dddd dddd	0 (0x0000)
R0x5272	AWB_CALIB_QX_LEFT_4_5	dddd dddd dddd dddd	0 (0x0000)
R0x5274	AWB_CALIB_QX_LEFT_6_7	dddd dddd dddd dddd	0 (0x0000)
R0x5276	AWB_CALIB_QX_RIGHT_0_1	dddd dddd dddd dddd	0 (0x0000)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x5278	AWB_CALIB_QX_RIGHT_2_3	dddd dddd dddd dddd	0 (0x0000)
R0x527A	AWB_CALIB_QX_RIGHT_4_5	dddd dddd dddd dddd	0 (0x0000)
R0x527C	AWB_CALIB_QX_RIGHT_6_7	dddd dddd dddd dddd	0 (0x0000)
R0x527E	AWB_CALIB_QY_DOWN_LEFT_0_1	dddd dddd dddd dddd	18 (0x0012)
R0x5280	AWB_CALIB_QY_DOWN_LEFT_2_3	dddd dddd dddd dddd	18 (0x0012)
R0x5282	AWB_CALIB_QY_DOWN_LEFT_4_5	dddd dddd dddd dddd	18 (0x0012)
R0x5284	AWB_CALIB_QY_DOWN_LEFT_6_7	dddd dddd dddd dddd	18 (0x0012)
R0x5286	AWB_CALIB_QY_DOWN_RIGHT_0_1	dddd dddd dddd dddd	18 (0x0012)
R0x5288	AWB_CALIB_QY_DOWN_RIGHT_2_3	dddd dddd dddd dddd	18 (0x0012)
R0x528A	AWB_CALIB_QY_DOWN_RIGHT_4_5	dddd dddd dddd dddd	18 (0x0012)
R0x528C	AWB_CALIB_QY_DOWN_RIGHT_6_7	dddd dddd dddd dddd	18 (0x0012)
R0x528E	AWB_CALIB_QY_UP_LEFT_0_1	dddd dddd dddd dddd	18 (0x0012)
R0x5290	AWB_CALIB_QY_UP_LEFT_2_3	dddd dddd dddd dddd	18 (0x0012)
R0x5292	AWB_CALIB_QY_UP_LEFT_4_5	dddd dddd dddd dddd	18 (0x0012)
R0x5294	AWB_CALIB_QY_UP_LEFT_6_7	dddd dddd dddd dddd	18 (0x0012)
R0x5296	AWB_CALIB_QY_UP_RIGHT_0_1	dddd dddd dddd dddd	18 (0x0012)
R0x5298	AWB_CALIB_QY_UP_RIGHT_2_3	dddd dddd dddd dddd	18 (0x0012)
R0x529A	AWB_CALIB_QY_UP_RIGHT_4_5	dddd dddd dddd dddd	18 (0x0012)
R0x529C	AWB_CALIB_QY_UP_RIGHT_6_7	dddd dddd dddd dddd	18 (0x0012)
R0x52AA	AWB_CONF	dddd dddd dddd dddd	0 (0x0000)
R0x52AC	AWB_GAMUT_NOISE_EXTEND	dddd dddd dddd dddd	0 (0x0000)
R0x52AE	AWB_BB_MIN_BOUND	dddd dddd dddd dddd	409 (0x0199)
R0x52B0	AWB_UPPER_MIX	dddd dddd dddd dddd	0 (0x0000)
R0x52B2	AWB_UPPER_ZONE_TH	dddd dddd dddd dddd	0 (0x0000)
R0x52B4	AWB_UPPER_MIN_ZONES	dddd dddd dddd dddd	0 (0x0000)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x52B6	AWB_QUALITY_PCT	dddd dddd dddd dddd	0 (0x0000)
R0x52B8	AWB_QUALITY_WGT	dddd dddd dddd dddd	0 (0x0000)
R0x52BA	AWB_UTH	dddd dddd dddd dddd	768 (0x0300)
R0x52BC	AWB_LTH	dddd dddd dddd dddd	768 (0x0300)
R0x52BE	AWB_SNAP_QX0	dddd dddd dddd dddd	400 (0x0190)
R0x52C0	AWB_SNAP_QX1	dddd dddd dddd dddd	400 (0x0190)
R0x52C2	AWB_SNAP_QY0	dddd dddd dddd dddd	400 (0x0190)
R0x52C4	AWB_SNAP_QY1	dddd dddd dddd dddd	400 (0x0190)
R0x52C6	AWB_SNAP_STR	dddd dddd dddd dddd	0 (0x0000)
R0x52C8	AWB_SNAP_TH	dddd dddd dddd dddd	3277 (0x0CCD)
R0x52CA	ATM_CTRL	dddd dddd dddd dddd	63 (0x003F)
R0x52CC	ATM_MANUAL_UHDR_VALUE	dddd dddd dddd dddd	0 (0x0000)
R0x52CE	ATM_MANUAL_IHDR_VALUE	dddd dddd dddd dddd	0 (0x0000)
R0x52D0	ATM_MANUAL_EHDR_VALUE	dddd dddd dddd dddd	0 (0x0000)
R0x52D2	ATM_SPEED	dddd dddd dddd dddd	128 (0x0080)
R0x52D4	ATM_SAT_SPEED	dddd dddd dddd dddd	102 (0x0066)
R0x52D6	ATM_VALUE_HYS	dddd dddd dddd dddd	3072 (0x0C00)
R0x52D8	ATM_SC_GSHIFT	dddd dddd dddd dddd	0 (0x0000)
R0x52DA	ATM_SC_CONTRAST	dddd dddd dddd dddd	2432 (0x0980)
R0x52DC	ATM_MAX_VALUE	dddd dddd dddd dddd	8192 (0x2000)
R0x52DE	ATM_ALLOWED_SATR	dddd dddd dddd dddd	491 (0x01EB)
R0x52E0	ATM_VALUE_EHDR_WEIGHT	dddd dddd dddd dddd	0 (0x0000)
R0x52E2	ATM_VALUE_IHDR_WEIGHT	dddd dddd dddd dddd	0 (0x0000)
R0x52E4	LTM_LB_MR	dddd dddd dddd dddd	64 (0x0040)
R0x52E6	LTM_LBZ_SMTH	dddd dddd dddd dddd	512 (0x0200)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x52E8	LTM_LBZ_MAXDIFF_TH	dddd dddd dddd dddd	512 (0x0200)
R0x52EA	LTM_STR	dddd dddd dddd dddd	256 (0x0100)
R0x52EC	LTM_TVIC_0	dddd dddd dddd dddd	4620 (0x120C)
R0x52EE	LTM_TVIC_1	dddd dddd dddd dddd	4560 (0x11D0)
R0x52F0	LTM_TVIC_2	dddd dddd dddd dddd	4450 (0x1162)
R0x52F2	LTM_TVIC_3	dddd dddd dddd dddd	4290 (0x10C2)
R0x52F4	LTM_TVIC_4	dddd dddd dddd dddd	4080 (0x0FF0)
R0x52F6	LTM_TVIC_5	dddd dddd dddd dddd	3820 (0x0EEC)
R0x52F8	LTM_TVIC_6	dddd dddd dddd dddd	3510 (0x0DB6)
R0x52FA	LTM_TVIC_7	dddd dddd dddd dddd	3130 (0x0C3A)
R0x52FC	LTM_TVIC_8	dddd dddd dddd dddd	2660 (0x0A64)
R0x52FE	LTM_TVIC_9	dddd dddd dddd dddd	2100 (0x0834)
R0x5300	LTM_TVIC_10	dddd dddd dddd dddd	1450 (0x05AA)
R0x5302	LTM_TVIC_11	dddd dddd dddd dddd	710 (0x02C6)
R0x5304	LTM_TVIC_12	dddd dddd dddd dddd	65416 (0xFF88)
R0x5306	LTM_TVIC_13	dddd dddd dddd dddd	64516 (0xFC04)
R0x5308	LTM_TVIC_14	dddd dddd dddd dddd	63576 (0xF858)
R0x530A	LTM_TVIC_15	dddd dddd dddd dddd	62596 (0xF484)
R0x530C	LTM_TVIC_16	dddd dddd dddd dddd	61576 (0xF088)
R0x530E	LTM_TVIC_17	dddd dddd dddd dddd	60516 (0xEC64)
R0x5310	LTM_TVIC_18	dddd dddd dddd dddd	59416 (0xE818)
R0x5312	LTM_TVIC_19	dddd dddd dddd dddd	58276 (0xE3A4)
R0x5314	LTM_TVIC_20	dddd dddd dddd dddd	57344 (0xE000)
R0x5316	ATM_ALLOWED_OVEREXPOSURE_SATR	dddd dddd dddd dddd	16 (0x0010)
R0x5318	ATM_MIN_VALUE	dddd dddd dddd dddd	57344 (0xE000)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x531A	ATM_VALUE_OVEREXPOSURE_WEIGHT	dddd dddd dddd dddd	3276 (0x0CCC)
R0x531C	ATM_VALUE_NEGTH	dddd dddd dddd dddd	65496 (0xFFD8)
R0x531E	ATM_VALUE_UHDR_WEIGHT	dddd dddd dddd dddd	0 (0x0000)
R0x5320	ATM_ALLOWED_SATR_K	dddd dddd dddd dddd	0 (0x0000)
R0x5322	ATM_VALUE_FACE_WEIGHT	dddd dddd dddd dddd	0 (0x0000)
R0x5324	EXTRAPOLATE_GAIN_WEIGHT	dddd dddd dddd dddd	0 (0x0000)
R0x5326	EXTRAPOLATE_MIN_GAIN	dddd dddd dddd dddd	256 (0x0100)
R0x5328	EXTRAPOLATE_MAX_GAIN	dddd dddd dddd dddd	1024 (0x0400)
R0x532A	EXTRAPOLATE_MIN_OUT_WEIGHT	dddd dddd dddd dddd	0 (0x0000)
R0x533C	ATM_MANUAL_OVEREXPOSURE_VALUE	dddd dddd dddd dddd	0 (0x0000)
R0x533E	ATM_MAX_IHDR_VALUE	dddd dddd dddd dddd	12288 (0x3000)
R0x5344	COGNIZE_CTRL	dddd dddd dddd dddd	79 (0x004F)
R0x5346	COGNIZE_SKY_BV_MIN	dddd dddd dddd dddd	1024 (0x0400)
R0x5348	COGNIZE_SKYT_BV_MIN	dddd dddd dddd dddd	512 (0x0200)
R0x534A	COGNIZE_VEG_BV_MIN	dddd dddd dddd dddd	512 (0x0200)
R0x534C	COGNIZE_SNOW_ZONE_TH	dddd dddd dddd dddd	819 (0x0333)
R0x534E	COGNIZE_SNOW_NONFLAT_ZONE_TH	dddd dddd dddd dddd	307 (0x0133)
R0x5350	COGNIZE_GAMUT_VEG_0	dddd dddd dddd dddd	61735 (0xF127)
R0x5352	COGNIZE_GAMUT_VEG_1	dddd dddd dddd dddd	1777 (0x06F1)
R0x5354	COGNIZE_GAMUT_VEG_2	dddd dddd dddd dddd	57574 (0xE0E6)
R0x5356	COGNIZE_GAMUT_VEG_3	dddd dddd dddd dddd	64119 (0xFA77)
R0x5358	COGNIZE_GAMUT_VEG_4	dddd dddd dddd dddd	60326 (0xEBA6)
R0x535A	COGNIZE_GAMUT_VEG_5	dddd dddd dddd dddd	65250 (0xFEE2)
R0x535C	COGNIZE_GAMUT_VEG_6	dddd dddd dddd dddd	63177 (0xF6C9)
R0x535E	COGNIZE_GAMUT_VEG_7	dddd dddd dddd dddd	5103 (0x13EF)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x5360	COGNIZE_GAMUT_SKY_0	dddd dddd dddd dddd	62591 (0xF47F)
R0x5362	COGNIZE_GAMUT_SKY_1	dddd dddd dddd dddd	65213 (0xFEBD)
R0x5364	COGNIZE_GAMUT_SKY_2	dddd dddd dddd dddd	64676 (0xFCA4)
R0x5366	COGNIZE_GAMUT_SKY_3	dddd dddd dddd dddd	4079 (0x0FEF)
R0x5368	COGNIZE_GAMUT_SKY_4	dddd dddd dddd dddd	241 (0x00F1)
R0x536A	COGNIZE_GAMUT_SKY_5	dddd dddd dddd dddd	4771 (0x12A3)
R0x536C	COGNIZE_GAMUT_SKY_6	dddd dddd dddd dddd	60068 (0xEAA4)
R0x536E	COGNIZE_GAMUT_SKY_7	dddd dddd dddd dddd	64930 (0xFDA2)
R0x5370	COGNIZE_SNOW_BV_MIN	dddd dddd dddd dddd	2304 (0x0900)
R0x5372	COGNIZE_SNOW_TEMP_MIN	dddd dddd dddd dddd	5000 (0x1388)
R0x5374	COGNIZE_SKY_FLAT	dddd dddd dddd dddd	32 (0x0020)
R0x5376	COGNIZE_SKYT_QY_MAX	dddd dddd dddd dddd	64736 (0xFCE0)
R0x5378	COGNIZE_GAMUT_VEG_QYO	dddd dddd dddd dddd	0 (0x0000)
R0x537A	COGNIZE_SKYT_BV_MAX	dddd dddd dddd dddd	1536 (0x0600)
R0x537C	COGNIZE_MIN_GRAY_QUALITY	dddd dddd dddd dddd	2 (0x0002)
R0x537E	COGNIZE_MIN_GRAY_LUMA	dddd dddd dddd dddd	16 (0x0010)
R0x5380	COGNIZE_SKYB_TEMP_MIN	dddd dddd dddd dddd	10000 (0x2710)
R0x5382	COGNIZE_SKYB_TEMP_MAX	dddd dddd dddd dddd	15000 (0x3A98)
R0x5386	AF_PD_BUMP_DEV_INCR	dddd dddd dddd dddd	0 (0x0000)
R0x5388	AF_PD_NONLIN_TH	dddd dddd dddd dddd	0 (0x0000)
R0x538A	AF_PD_NONLIN_MIN_MOVE	dddd dddd dddd dddd	0 (0x0000)
R0x538C	ATM_MAX_IHDR_EXP_TIME_DIFF_ABS	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x5390	FACED_SR_X0	dddd dddd dddd dddd	0 (0x0000)
R0x5392	FACED_SR_Y0	dddd dddd dddd dddd	0 (0x0000)
R0x5394	FACED_SR_X1	dddd dddd dddd dddd	4096 (0x1000)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x5396	FACED_SR_Y1	dddd dddd dddd dddd	4096 (0x1000)
R0x5398	FACED_CTRL	dddd dddd dddd dddd	8 (0x0008)
R0x539A	FACED_RESULT_TRACK_NR	dddd dddd dddd dddd	4100 (0x1004)
R0x539C	FACED_SELECT	dddd dddd dddd dddd	33023 (0x80FF)
R0x539E	FACED_CONFIDENCE	dddd dddd dddd dddd	0 (0x0000)
R0x53A0	FACED_REFRESH_PERIOD	dddd dddd dddd dddd	51 (0x0033)
R0x53A2	FACED_TRACK_TH	dddd dddd dddd dddd	2560 (0x0A00)
R0x53A4	FACED_MIN_SIZE	dddd dddd dddd dddd	1024 (0x0400)
R0x53A6	FACED_MAX_SIZE	dddd dddd dddd dddd	16384 (0x4000)
R0x53A8	PDAF_PAT_START	dddd dddd dddd dddd	0 (0x0000)
R0x53AA	PDAF_PAT	dddd dddd dddd dddd	0 (0x0000)
R0x53AC	PDAF_REC_REF	dddd dddd dddd dddd	6683 (0x1A1B)
R0x53AE	FACED_AUTODIR	dddd dddd dddd dddd	46545 (0xB5D1)
R0x53B0	FACED_TRACK_SPEED	dddd dddd dddd dddd	640 (0x0280)
R0x53B2	FACED_TRACK_NOISE	dddd dddd dddd dddd	16576 (0x40C0)
R0x53B4	FLARE_CTRL	dddd dddd dddd dddd	95 (0x005F)
R0x53B6	FLARE_SPEED	dddd dddd dddd dddd	205 (0x00CD)
R0x53B8	FLARE_DEFAULTR_0	dddd dddd dddd dddd	0 (0x0000)
R0x53BA	FLARE_DEFAULTR_1	dddd dddd dddd dddd	0 (0x0000)
R0x53BC	FLARE_DEFAULTR_2	dddd dddd dddd dddd	0 (0x0000)
R0x53BE	FLARE_MAXR	dddd dddd dddd dddd	409 (0x0199)
R0x53C0	FLARE_OFFR	dddd dddd dddd dddd	819 (0x0333)
R0x53C2	FLARE_OFFR_REGION	dddd dddd dddd dddd	409 (0x0199)
R0x53C4	FLARE_MAX_RG	dddd dddd dddd dddd	204 (0x00CC)
R0x53C6	FLARE_MIN_RG	dddd dddd dddd dddd	65332 (0xFF34)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x53C8	FLARE_MAX_BG	dddd dddd dddd dddd	204 (0x00CC)
R0x53CA	FLARE_MIN_BG	dddd dddd dddd dddd	65332 (0xFF34)
R0x53CC	FLARE_ALLOWED_CUTR	dddd dddd dddd dddd	26 (0x001A)
R0x53CE	FLARE_OUTL_W	dddd dddd dddd dddd	655 (0x028F)
R0x53D0	FLARE_OUT_OFFSET	dddd dddd dddd dddd	0 (0x0000)
R0x53D2	FLARE_MANUAL_LEVEL_0	dddd dddd dddd dddd	0 (0x0000)
R0x53D4	FLARE_MANUAL_LEVEL_1	dddd dddd dddd dddd	0 (0x0000)
R0x53D6	FLARE_MANUAL_LEVEL_2	dddd dddd dddd dddd	0 (0x0000)
R0x53D8	FLARE_MANUAL_LEVEL_3	dddd dddd dddd dddd	0 (0x0000)
R0x53DA	FLARE_MANUAL_PRECLEVEL_0	dddd dddd dddd dddd	0 (0x0000)
R0x53DC	FLARE_MANUAL_PRECLEVEL_1	dddd dddd dddd dddd	0 (0x0000)
R0x53DE	FLARE_MANUAL_PRECLEVEL_2	dddd dddd dddd dddd	0 (0x0000)
R0x53E0	FLARE_MANUAL_LIFT	dddd dddd dddd dddd	0 (0x0000)
R0x53E2	FLARE_MIN_LIFT	dddd dddd dddd dddd	0 (0x0000)
R0x53E4	FLARE_OFFR_VAR	dddd dddd dddd dddd	204 (0x00CC)
R0x53E6	FLARE_OFFR_VAR_REGION	dddd dddd dddd dddd	204 (0x00CC)
R0x53E8	FLARE_OUT_RG	dddd dddd dddd dddd	4096 (0x1000)
R0x53EA	FLARE_OUT_BG	dddd dddd dddd dddd	4096 (0x1000)
R0x543E	CALIB_CTRL	dddd dddd dddd dddd	0 (0x0000)
R0x5440	FLICK_CTRL	dddd dddd dddd dddd	15374 (0x3C0E)
R0x5442	FLICK_BV_THRESHOLD	dddd dddd dddd dddd	2048 (0x0800)
R0x5444	FLICK_UTH	dddd dddd dddd dddd	256 (0x0100)
R0x5446	FLICK_LTH	dddd dddd dddd dddd	358 (0x0166)
R0x5448	FLICK_LOCK	dddd dddd dddd dddd	6 (0x0006)
R0x544A	FLICK_FOUND	dddd dddd dddd dddd	3 (0x0003)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x544C	CLS_MIN_PATH	dddd dddd dddd dddd	0 (0x0000)
R0x544E	CLS_AGRESS_DIRECT	dddd dddd dddd dddd	0 (0x0000)
R0x5450	FLICK_MAX_TV_INCREASE	dddd dddd dddd dddd	0 (0x0000)
R0x5454	SCENE_CTRL	dddd dddd dddd dddd	0 (0x0000)
R0x5456	SCENE_SPEED	dddd dddd dddd dddd	128 (0x0080)
R0x5458	SCENE_HYSTERESIS	dddd dddd dddd dddd	4506 (0x119A)
R0x545A	SCENE_DETECT_TH	dddd dddd dddd dddd	2500 (0x09C4)
R0x545C	SCENE_MACRO_POS	dddd dddd dddd dddd	130 (0x0082)
R0x545E	SCENE_OUTDOOR_BV	dddd dddd dddd dddd	1792 (0x0700)
R0x5460	SCENE_OUTDOOR_TEMP	dddd dddd dddd dddd	6000 (0x1770)
R0x5462	SCENE_INDOOR_BV	dddd dddd dddd dddd	1024 (0x0400)
R0x5464	SCENE_INDOOR_TEMP	dddd dddd dddd dddd	4500 (0x1194)
R0x5466	CLS_ORDER_HYSTERESIS	dddd dddd dddd dddd	0 (0x0000)
R0x5468	SCENE_NIGHT_BV	dddd dddd dddd dddd	256 (0x0100)
R0x546A	SCENE_BIAS_0	dddd dddd dddd dddd	4096 (0x1000)
R0x546C	SCENE_BIAS_1	dddd dddd dddd dddd	4096 (0x1000)
R0x546E	SCENE_BIAS_2	dddd dddd dddd dddd	4096 (0x1000)
R0x5470	SCENE_BIAS_3	dddd dddd dddd dddd	4096 (0x1000)
R0x5472	SCENE_BIAS_4	dddd dddd dddd dddd	6144 (0x1800)
R0x5474	SCENE_BIAS_5	dddd dddd dddd dddd	3584 (0x0E00)
R0x5476	SCENE_BIAS_6	dddd dddd dddd dddd	4096 (0x1000)
R0x5486	PDAF_CTRL	dddd dddd dddd dddd	69 (0x0045)
R0x5498	LSC_TABLE_Y_LTM_ADR	dddd dddd dddd dddd	0 (0x0000)
R0x549A	LSC_CTRL	dddd dddd dddd dddd	0 (0x0000)
R0x549C	LSC_MANUAL_TEMP	dddd dddd dddd dddd	5000 (0x1388)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x549E	LSC_SPEED	dddd dddd dddd dddd	1024 (0x0400)
R0x54A0	LSC_LUMA_FALLOFF	dddd dddd dddd dddd	4096 (0x1000)
R0x54A2	LSC_CALIB_LUMA_FALLOFF	dddd dddd dddd dddd	4096 (0x1000)
R0x54A4	LSC_SMALL_STEP_FILTER	dddd dddd dddd dddd	500 (0x01F4)
R0x54A6	CLS_CONN_POINTER	dddd dddd dddd dddd	0 (0x0000)
R0x54A8	LSC_LUMA_SCALE	dddd dddd dddd dddd	4096 (0x1000)
R0x54AA	LSC_TABLE_RB_ADR	dddd dddd dddd dddd	0 (0x0000)
R0x54AC	LSC_TABLE_G_ADR	dddd dddd dddd dddd	0 (0x0000)
R0x54AE	LSC_TABLE_Y_ADR	dddd dddd dddd dddd	0 (0x0000)
R0x54B0	ALC_LPF2_SNAP	dddd dddd dddd dddd	1 (0x0001)
R0x54B2	CLS_SPEED	dddd dddd dddd dddd	327 (0x0147)
R0x54B4	CLS_AGRESS	dddd dddd dddd dddd	102 (0x0066)
R0x54B6	CLS_MIN_CONN_AX_CONN	dddd dddd dddd dddd	32 (0x0020)
R0x54B8	CLS_G_DELTA	dddd dddd dddd dddd	2048 (0x0800)
R0x54BA	CLS_R_MIN	dddd dddd dddd dddd	2048 (0x0800)
R0x54BC	CLS_R_MAX	dddd dddd dddd dddd	2048 (0x0800)
R0x54BE	CLS_B_MIN	dddd dddd dddd dddd	2048 (0x0800)
R0x54C0	CLS_B_MAX	dddd dddd dddd dddd	2048 (0x0800)
R0x54C2	CLS_LOCK_CONN	dddd dddd dddd dddd	8 (0x0008)
R0x54C4	CLS_CONF_POINTER	dddd dddd dddd dddd	0 (0x0000)
R0x54C6	CLS_PATH_W	dddd dddd dddd dddd	10649 (0x2999)
R0x54C8	AUTO_DELAY	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x54CC	CLS_SAT_TH	dddd dddd dddd dddd	0 (0x0000)
R0x54CE	OTP_LSC_DATA_IMG_WIDTH	dddd dddd dddd dddd	0 (0x0000)
R0x54D0	OTP_LSC_DATA_IMG_HEIGHT	dddd dddd dddd dddd	0 (0x0000)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x54D2	OTP_LSC_DATA_XY_DIV	dddd dddd dddd dddd	0 (0x0000)
R0x54D4	LSC_TABLE_RB_SEC_ADR	dddd dddd dddd dddd	0 (0x0000)
R0x54D6	LSC_TABLE_G_SEC_ADR	dddd dddd dddd dddd	0 (0x0000)
R0x54D8	LSC_TABLE_Y_SEC_ADR	dddd dddd dddd dddd	0 (0x0000)
R0x54DA	LSC_TABLE_RB_ADJ_ADR	dddd dddd dddd dddd	0 (0x0000)
R0x54DC	LSC_TABLE_G_ADJ_ADR	dddd dddd dddd dddd	0 (0x0000)
R0x54DE	LSC_TABLE_Y_ADJ_ADR	dddd dddd dddd dddd	0 (0x0000)
R0x54E0	AWB_CALIB_3D_DIFF_QX	dddd dddd dddd dddd	0 (0x0000)
R0x54E2	AWB_CALIB_3D_DIFF_QY	dddd dddd dddd dddd	0 (0x0000)
R0x54E4	PURPLE_FLARE_GAMUT_0	dddd dddd dddd dddd	61932 (0xF1EC)
R0x54E6	PURPLE_FLARE_GAMUT_1	dddd dddd dddd dddd	62055 (0xF267)
R0x54E8	PURPLE_FLARE_GAMUT_2	dddd dddd dddd dddd	32768 (0x8000)
R0x54EA	PURPLE_FLARE_GAMUT_3	dddd dddd dddd dddd	4506 (0x119A)
R0x54EC	PURPLE_FLARE_GAMUT_4	dddd dddd dddd dddd	65332 (0xFF34)
R0x54EE	PURPLE_FLARE_GAMUT_5	dddd dddd dddd dddd	32767 (0x7FFF)
R0x54F0	PURPLE_FLARE_GAMUT_6	dddd dddd dddd dddd	61853 (0xF19D)
R0x54F2	PURPLE_FLARE_GAMUT_7	dddd dddd dddd dddd	32767 (0x7FFF)
R0x54F4	PURPLE_FLARE_GAMUT_SOFS	dddd dddd dddd dddd	384 (0x0180)
R0x54F6	PURPLE_FLARE_SPEED	dddd dddd dddd dddd	192 (0x00C0)
R0x54F8	PURPLE_FLARE_SCORE_TH	dddd dddd dddd dddd	256 (0x0100)
R0x54FA	PURPLE_FLARE_SCORE_K	dddd dddd dddd dddd	164 (0x00A4)
R0x54FC	PURPLE_FLARE_OMEGA_OFS	dddd dddd dddd dddd	61440 (0xF000)
R0x54FE	PDAF_PDIFF_OFS_0	dddd dddd dddd dddd	256 (0x0100)
R0x5500	PDAF_PDIFF_OFS_1	dddd dddd dddd dddd	256 (0x0100)
R0x5502	PDAF_PDIFF_OFS_2	dddd dddd dddd dddd	256 (0x0100)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x5504	PDAF_PDIFF_OFS_3	dddd dddd dddd dddd	256 (0x0100)
R0x5506	PDAF_PDIFF_OFS_4	dddd dddd dddd dddd	256 (0x0100)
R0x5508	PDAF_PDIFF_OFS_5	dddd dddd dddd dddd	256 (0x0100)
R0x550A	PDAF_PDIFF_OFS_6	dddd dddd dddd dddd	256 (0x0100)
R0x550C	PDAF_PDIFF_OFS_7	dddd dddd dddd dddd	256 (0x0100)
R0x550E	PDAF_PDIFF_OFS_8	dddd dddd dddd dddd	256 (0x0100)
R0x5510	AWB_PEAK_WIDTH	dddd dddd dddd dddd	0 (0x0000)
R0x5512	CLS_BV_TH	dddd dddd dddd dddd	0 (0x0000)
R0x5514	CLS_PATH_FACTOR	dddd dddd dddd dddd	10649 (0x2999)
R0x5516	COGNIZE_GAMUT_SKIN_MIEXT	dddd dddd dddd dddd	0 (0x0000)
R0x5518	COGNIZE_GAMUT_SKIN_0	dddd dddd dddd dddd	0 (0x0000)
R0x551A	COGNIZE_GAMUT_SKIN_1	dddd dddd dddd dddd	0 (0x0000)
R0x551C	COGNIZE_GAMUT_SKIN_2	dddd dddd dddd dddd	0 (0x0000)
R0x551E	COGNIZE_GAMUT_SKIN_3	dddd dddd dddd dddd	0 (0x0000)
R0x5520	COGNIZE_GAMUT_SKIN_4	dddd dddd dddd dddd	0 (0x0000)
R0x5522	COGNIZE_GAMUT_SKIN_5	dddd dddd dddd dddd	0 (0x0000)
R0x5524	COGNIZE_GAMUT_SKIN_6	dddd dddd dddd dddd	0 (0x0000)
R0x5526	COGNIZE_GAMUT_SKIN_7	dddd dddd dddd dddd	0 (0x0000)
R0x5538	AWB_CC_SAT_R	dddd dddd dddd dddd	4096 (0x1000)
R0x553A	AWB_CC_SAT_G	dddd dddd dddd dddd	4096 (0x1000)
R0x553C	AWB_CC_SAT_B	dddd dddd dddd dddd	4096 (0x1000)
R0x553E	AWB_CALIB_RECALC	dddd dddd dddd dddd	0 (0x0000)
R0x5540	PDAF_PROC_CTRL	dddd dddd dddd dddd	3 (0x0003)
R0x5542	PDAF_PROC_CC_CONF	dddd dddd dddd dddd	544 (0x0220)
R0x5544	PDAF_PROC_PPL	dddd dddd dddd dddd	3600 (0x0E10)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x5546	PDAF_PDIFF_COEF	dddd dddd dddd dddd	60160 (0xEB00)
R0x5548	PDAF_PDIFF_FILTER_ABS_TH	dddd dddd dddd dddd	154 (0x009A)
R0x554A	PDAF_PDIFF_FILTER_REL_TH	dddd dddd dddd dddd	102 (0x0066)
R0x554C	PDAF_MIPI_ID	dddd dddd dddd dddd	0 (0x0000)
R0x554E	PURPLE_FLARE_OMEGA_MAX	dddd dddd dddd dddd	4096 (0x1000)
R0x7000	BRIGHTNESS	dddd dddd dddd dddd	0 (0x0000)
R0x7002	CONTRAST	dddd dddd dddd dddd	0 (0x0000)
R0x7004	CONTRAST_BIAS	dddd dddd dddd dddd	0 (0x0000)
R0x7006	SATURATION	dddd dddd dddd dddd	4096 (0x1000)
R0x7008	SATURATION_BIAS	dddd dddd dddd dddd	4096 (0x1000)
R0x700A	GAMMA	dddd dddd dddd dddd	0 (0x0000)
R0x700C	DENOISE_VALUE	dddd dddd dddd dddd	0 (0x0000)
R0x700E	DENOISE_BIAS	dddd dddd dddd dddd	0 (0x0000)
R0x7010	SHARPEN_VALUE	dddd dddd dddd dddd	0 (0x0000)
R0x7012	SHARPEN_BIAS	dddd dddd dddd dddd	0 (0x0000)
R0x7014	NOISE_FLOOR	dddd dddd dddd dddd	128 (0x0080)
R0x7016	NOISE_ALPHA	dddd dddd dddd dddd	128 (0x0080)
R0x7018	BPC_ENABLE	dddd dddd dddd dddd dddd dddd dddd dddd	67583 (0x000107FF)
R0x701C	BCC_REL_LO	dddd dddd dddd dddd	5 (0x0005)
R0x701E	BCC_REL_HI	dddd dddd dddd dddd	7 (0x0007)
R0x7020	BMG_BIAS	dddd dddd dddd dddd	16 (0x0010)
R0x7022	BSF_SIGMA_LO	dddd dddd dddd dddd	8 (0x0008)
R0x7024	BSF_SIGMA_HI	dddd dddd dddd dddd	8 (0x0008)
R0x7026	BSE_MUL_LO	dddd dddd dddd dddd	16 (0x0010)
R0x7028	BSE_MUL_HI	dddd dddd dddd dddd	16 (0x0010)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x702A	BSG_SIGMA_LO	dddd dddd dddd dddd	16 (0x0010)
R0x702C	BSG_SIGMA_HI	dddd dddd dddd dddd	16 (0x0010)
R0x702E	BSG_UNCERTAIN_LO	dddd dddd dddd dddd	12 (0x000C)
R0x7030	BSG_UNCERTAIN_HI	dddd dddd dddd dddd	16 (0x0010)
R0x7032	BSC_NUM	dddd dddd dddd dddd	3 (0x0003)
R0x7034	BDC_MASK	dddd dddd dddd dddd	248 (0x00F8)
R0x7036	BDF_SIGMA_LO	dddd dddd dddd dddd	16 (0x0010)
R0x7038	BDF_SIGMA_HI	dddd dddd dddd dddd	16 (0x0010)
R0x703A	BPF_SIGMA_LO	dddd dddd dddd dddd	24 (0x0018)
R0x703C	BPF_SIGMA_HI	dddd dddd dddd dddd	24 (0x0018)
R0x703E	BCC_GRAD_LO_MIN	dddd dddd dddd dddd	8 (0x0008)
R0x7040	BCC_GRAD_LO_MAX	dddd dddd dddd dddd	12 (0x000C)
R0x7042	BCC_GRAD_HI_MIN	dddd dddd dddd dddd	8 (0x0008)
R0x7044	BCC_GRAD_HI_MAX	dddd dddd dddd dddd	14 (0x000E)
R0x7046	BCC0_TH_LO	dddd dddd dddd dddd	7 (0x0007)
R0x7048	BCC1_TH_LO	dddd dddd dddd dddd	3 (0x0003)
R0x704A	BCC0_TH_HI	dddd dddd dddd dddd	7 (0x0007)
R0x704C	BCC1_TH_HI	dddd dddd dddd dddd	2 (0x0002)
R0x704E	BCC_MASK	dddd dddd dddd dddd	15 (0x000F)
R0x7050	BCC_GRAD_MIN	dddd dddd dddd dddd	2 (0x0002)
R0x7052	BCC_2D_MIX	dddd dddd dddd dddd	4 (0x0004)
R0x7054	BCC_GRAD_MIX	dddd dddd dddd dddd	4 (0x0004)
R0x7056	BCC_NOISE_MIN	dddd dddd dddd dddd	20 (0x0014)
R0x7058	BLR_REL	dddd dddd dddd dddd	208 (0x00D0)
R0x705A	BLR_GRADR	dddd dddd dddd dddd	14 (0x000E)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x705C	BLR_GRADC	dddd dddd dddd dddd	14 (0x000E)
R0x705E	BLR_ABSR_LO	dddd dddd dddd dddd	40 (0x0028)
R0x7060	BLR_ABSR_HI	dddd dddd dddd dddd	40 (0x0028)
R0x7062	BLR_ABSC_LO	dddd dddd dddd dddd	40 (0x0028)
R0x7064	BLR_ABSC_HI	dddd dddd dddd dddd	40 (0x0028)
R0x7066	BPCDEN_SIGMA	dddd dddd dddd dddd	2 (0x0002)
R0x7068	BPCTRI_SIGMA	dddd dddd dddd dddd	8 (0x0008)
R0x706A	BPCDEN_BYP	dddd dddd dddd dddd	8 (0x0008)
R0x706C	CCM_UNDEREXPOSURE_VALUE	dddd dddd dddd dddd	2048 (0x0800)
R0x706E	TM_UNDEREXPOSURE_VALUE	dddd dddd dddd dddd	1088 (0x0440)
R0x7070	PP_LUMA_RED	dddd dddd dddd dddd	304 (0x0130)
R0x7072	PP_LUMA_BLUE	dddd dddd dddd dddd	112 (0x0070)
R0x7074	OMEGA_ALPHA	dddd dddd dddd dddd	32768 (0x8000)
R0x7076	PP_LUMA_K1	dddd dddd dddd dddd	0 (0x0000)
R0x7078	IHDR_CONF	dddd dddd dddd dddd	2 (0x0002)
R0x707A	IHDR_ENABLE	dddd dddd dddd dddd	63 (0x003F)
R0x707C	IHDR_BUSY_TH_ABS	dddd dddd dddd dddd	90 (0x005A)
R0x707E	IHDR_BUSY_TH_REL	dddd dddd dddd dddd	0 (0x0000)
R0x7080	IHDR_BUSY_CNT	dddd dddd dddd dddd	3 (0x0003)
R0x7082	IHDR_VFREQ_TH_ABS	dddd dddd dddd dddd	0 (0x0000)
R0x7084	IHDR_VFREQ_TH_REL	dddd dddd dddd dddd	0 (0x0000)
R0x7086	IHDR_VFREQ_K_ABS	dddd dddd dddd dddd	64 (0x0040)
R0x7088	IHDR_VFREQ_K_REL	dddd dddd dddd dddd	16 (0x0010)
R0x708A	IHDR_SMOTION_TH_ABS	dddd dddd dddd dddd	16 (0x0010)
R0x708C	IHDR_SMOTION_TH_REL	dddd dddd dddd dddd	32 (0x0020)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x708E	IHDR_SMOTION_K_ABS	dddd dddd dddd dddd	65 (0x0041)
R0x7090	IHDR_SMOTION_K_REL	dddd dddd dddd dddd	4 (0x0004)
R0x7092	IHDR_DARK	dddd dddd dddd dddd	0 (0x0000)
R0x7094	IHDR_MOTIONC_Q1_ABS	dddd dddd dddd dddd	100 (0x0064)
R0x7096	IHDR_MOTIONC_Q1_REL	dddd dddd dddd dddd	0 (0x0000)
R0x7098	IHDR_MOTIONC_Q2_ABS	dddd dddd dddd dddd	50 (0x0032)
R0x709A	IHDR_MOTIONC_Q2_REL	dddd dddd dddd dddd	48 (0x0030)
R0x709C	IHDR_COMBINE	dddd dddd dddd dddd	950 (0x03B6)
R0x709E	IHDR_SMTH	dddd dddd dddd dddd	28736 (0x7040)
R0x70A0	GRGB_TH_ABS	dddd dddd dddd dddd	0 (0x0000)
R0x70A2	GRGB_TH_REL	dddd dddd dddd dddd	3 (0x0003)
R0x70A4	PP_SMOOTH_ABS	dddd dddd dddd dddd	64 (0x0040)
R0x70A6	PP_SMOOTH_REL	dddd dddd dddd dddd	4 (0x0004)
R0x70A8	PP_SMOOTH_EDGE	dddd dddd dddd dddd	16 (0x0010)
R0x70AA	YDEN_ABYP_ABS	dddd dddd dddd dddd	16 (0x0010)
R0x70AC	YDEN_ABYP_REL	dddd dddd dddd dddd	16 (0x0010)
R0x70AE	YDEN_COFF_ABS	dddd dddd dddd dddd	16 (0x0010)
R0x70B0	YDEN_COFF_REL	dddd dddd dddd dddd	0 (0x0000)
R0x70B2	YDEN_MAX_ABS	dddd dddd dddd dddd	8 (0x0008)
R0x70B4	YDEN_MAX_REL	dddd dddd dddd dddd	0 (0x0000)
R0x70B6	YDEN_OFF_ABS	dddd dddd dddd dddd	16 (0x0010)
R0x70B8	YDEN_OFF_REL	dddd dddd dddd dddd	0 (0x0000)
R0x70BA	YSH_TH	dddd dddd dddd dddd	2 (0x0002)
R0x70BC	YSH_STR	dddd dddd dddd dddd	30 (0x001E)
R0x70BE	YSH_MAX	dddd dddd dddd dddd	96 (0x0060)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x70C0	UVDEN_FIR_ABS	dddd dddd dddd dddd	64 (0x0040)
R0x70C2	UVDEN_FIR_ABSC	dddd dddd dddd dddd	0 (0x0000)
R0x70C4	UVDEN_FIR_REL	dddd dddd dddd dddd	0 (0x0000)
R0x70C6	UVDEN_FIR_YABS	dddd dddd dddd dddd	4095 (0x0FFF)
R0x70C8	UVDEN_FIR_YREL	dddd dddd dddd dddd	255 (0x00FF)
R0x70CA	UVDEN_FIR_MIN	dddd dddd dddd dddd	1 (0x0001)
R0x70CC	UVDEN_FIR_MAX	dddd dddd dddd dddd	7 (0x0007)
R0x70CE	UVDEN_FIR_SOFS	dddd dddd dddd dddd	7 (0x0007)
R0x70D0	UVDEN_BYPASS	dddd dddd dddd dddd	0 (0x0000)
R0x70D2	UVDEN_IIR_ABS	dddd dddd dddd dddd	260 (0x0104)
R0x70D4	UVDEN_IIR_REL	dddd dddd dddd dddd	0 (0x0000)
R0x70D6	UVDEN_IIR_GBK	dddd dddd dddd dddd	4 (0x0004)
R0x70D8	UVDEN_IIR_CONF_0_1	dddd dddd dddd dddd	15 (0x000F)
R0x70DA	UVDEN_IIR_CONF_2_3	dddd dddd dddd dddd	15 (0x000F)
R0x70DC	UVDEN_IIR_CONF_4_5	dddd dddd dddd dddd	14 (0x000E)
R0x70DE	UVDEN_IIR_CONF_6_7	dddd dddd dddd dddd	4 (0x0004)
R0x70E0	UVDEN_IIR_CONF_8_9	dddd dddd dddd dddd	2 (0x0002)
R0x70E2	UVDEN_DESAT_TH	dddd dddd dddd dddd	50 (0x0032)
R0x70E4	DESAT_BIAS_R	dddd dddd dddd dddd	63488 (0xF800)
R0x70E6	DESAT_BIAS_G	dddd dddd dddd dddd	2048 (0x0800)
R0x70E8	DESAT_BIAS_B	dddd dddd dddd dddd	63488 (0xF800)
R0x70EA	UVDEN_DESAT_DETAIL	dddd dddd dddd dddd	6 (0x0006)
R0x70EC	CMIX_BYPASS	dddd dddd dddd dddd	0 (0x0000)
R0x70EE	CMIX_ABYP	dddd dddd dddd dddd	0 (0x0000)
R0x70F0	CMIX_RBYP	dddd dddd dddd dddd	0 (0x0000)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x70F2	PM_LLDESAT_TH	dddd dddd dddd dddd	30 (0x001E)
R0x70F4	STG_TH	dddd dddd dddd dddd	0 (0x0000)
R0x70F6	STG_SLOPE	dddd dddd dddd dddd	17 (0x0011)
R0x70F8	CHE_SAT_STR	dddd dddd dddd dddd	32 (0x0020)
R0x70FA	CHE_SAT_TH	dddd dddd dddd dddd	16 (0x0010)
R0x70FC	CHE_MAX	dddd dddd dddd dddd	128 (0x0080)
R0x70FE	GAMC_TH	dddd dddd dddd dddd	6 (0x0006)
R0x7100	GAMC_SLOPE	dddd dddd dddd dddd	8 (0x0008)
R0x7102	PM_LSHS0	dddd dddd dddd dddd	8 (0x0008)
R0x7104	PM_LSHS1	dddd dddd dddd dddd	32 (0x0020)
R0x7106	PM_LSH_STR	dddd dddd dddd dddd	56 (0x0038)
R0x7108	PM_LSH_RTH	dddd dddd dddd dddd	0 (0x0000)
R0x710A	PM_LSH_ATH	dddd dddd dddd dddd	0 (0x0000)
R0x710C	PM_LSHMAX_REL	dddd dddd dddd dddd	14 (0x000E)
R0x710E	PM_LSHMAX_ABS	dddd dddd dddd dddd	4 (0x0004)
R0x7110	PM_LSMTHS0	dddd dddd dddd dddd	8 (0x0008)
R0x7112	PM_LSMTHS1	dddd dddd dddd dddd	0 (0x0000)
R0x7114	PM_LSMTHS_RTH	dddd dddd dddd dddd	8 (0x0008)
R0x7116	PM_LSMTHS_ATH	dddd dddd dddd dddd	8 (0x0008)
R0x7118	PM_LSMTHS_K	dddd dddd dddd dddd	32 (0x0020)
R0x711A	PM_CHSMTHS_RTH	dddd dddd dddd dddd	16 (0x0010)
R0x711C	PM_CHSMTHS_ATH	dddd dddd dddd dddd	16 (0x0010)
R0x711E	PM_CHSMTHS_K	dddd dddd dddd dddd	24 (0x0018)
R0x7120	PF_ENABLE	dddd dddd dddd dddd	64 (0x0040)
R0x7122	PF_OFFSET	dddd dddd dddd dddd	204 (0x00CC)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x7124	PF_LUMA_R	dddd dddd dddd dddd	19 (0x0013)
R0x7126	PF_LUMA_B	dddd dddd dddd dddd	7 (0x0007)
R0x7128	CURVE_STR	dddd dddd dddd dddd	358 (0x0166)
R0x712A	CURVE_0_1	dddd dddd dddd dddd	0 (0x0000)
R0x712C	CURVE_2_3	dddd dddd dddd dddd	0 (0x0000)
R0x712E	CURVE_4_5	dddd dddd dddd dddd	0 (0x0000)
R0x7130	CURVE_6_7	dddd dddd dddd dddd	0 (0x0000)
R0x7132	CURVE_8_9	dddd dddd dddd dddd	0 (0x0000)
R0x7134	CURVE_10_11	dddd dddd dddd dddd	0 (0x0000)
R0x7136	CURVE_12_13	dddd dddd dddd dddd	0 (0x0000)
R0x7138	CURVE_14_15	dddd dddd dddd dddd	0 (0x0000)
R0x713A	CURVE_16_17	dddd dddd dddd dddd	0 (0x0000)
R0x713C	CURVE_18_19	dddd dddd dddd dddd	0 (0x0000)
R0x713E	CURVE_20_21	dddd dddd dddd dddd	0 (0x0000)
R0x7140	CURVE_22_23	dddd dddd dddd dddd	0 (0x0000)
R0x7142	CURVE_24_25	dddd dddd dddd dddd	0 (0x0000)
R0x7144	CURVE_26_27	dddd dddd dddd dddd	0 (0x0000)
R0x7146	CURVE_28_29	dddd dddd dddd dddd	0 (0x0000)
R0x7148	CURVE_30_31	dddd dddd dddd dddd	0 (0x0000)
R0x714A	OSCLIP_STH	dddd dddd dddd dddd	896 (0x0380)
R0x714C	OSCLIP_ETH	dddd dddd dddd dddd	1152 (0x0480)
R0x714E	PCR_STR	dddd dddd dddd dddd	256 (0x0100)
R0x7150	PCR_LUT_0	dddd dddd dddd dddd	64 (0x0040)
R0x7152	PCR_LUT_1	dddd dddd dddd dddd	64 (0x0040)
R0x7154	PCR_LUT_2	dddd dddd dddd dddd	64 (0x0040)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x7156	PCR_LUT_3	dddd dddd dddd dddd	64 (0x0040)
R0x7158	PCR_LUT_4	dddd dddd dddd dddd	64 (0x0040)
R0x715A	PCR_LUT_5	dddd dddd dddd dddd	64 (0x0040)
R0x715C	PCR_LUT_6	dddd dddd dddd dddd	64 (0x0040)
R0x715E	PCR_LUT_7	dddd dddd dddd dddd	64 (0x0040)
R0x7160	PCR_LUT_8	dddd dddd dddd dddd	64321 (0xFB41)
R0x7162	PCR_LUT_9	dddd dddd dddd dddd	64587 (0xFC4B)
R0x7164	PCR_LUT_10	dddd dddd dddd dddd	336 (0x0150)
R0x7166	PCR_LUT_11	dddd dddd dddd dddd	1105 (0x0451)
R0x7168	PCR_LUT_12	dddd dddd dddd dddd	1614 (0x064E)
R0x716A	PCR_LUT_13	dddd dddd dddd dddd	1608 (0x0648)
R0x716C	PCR_LUT_14	dddd dddd dddd dddd	1090 (0x0442)
R0x716E	PCR_LUT_15	dddd dddd dddd dddd	64 (0x0040)
R0x7170	PCR_LUT_16	dddd dddd dddd dddd	64321 (0xFB41)
R0x7172	PCR_LUT_17	dddd dddd dddd dddd	62536 (0xF448)
R0x7174	PCR_LUT_18	dddd dddd dddd dddd	62289 (0xF351)
R0x7176	PCR_LUT_19	dddd dddd dddd dddd	63320 (0xF758)
R0x7178	PCR_LUT_20	dddd dddd dddd dddd	64347 (0xFB5B)
R0x717A	PCR_LUT_21	dddd dddd dddd dddd	92 (0x005C)
R0x717C	PCR_LUT_22	dddd dddd dddd dddd	349 (0x015D)
R0x717E	PCR_LUT_23	dddd dddd dddd dddd	1369 (0x0559)
R0x7180	PCR_LUT_24	dddd dddd dddd dddd	1866 (0x074A)
R0x7182	PCR_LUT_25	dddd dddd dddd dddd	64 (0x0040)
R0x7184	PCR_LUT_26	dddd dddd dddd dddd	64 (0x0040)
R0x7186	PCR_LUT_27	dddd dddd dddd dddd	64 (0x0040)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x7188	PCR_LUT_28	dddd dddd dddd dddd	64 (0x0040)
R0x718A	PCR_LUT_29	dddd dddd dddd dddd	64 (0x0040)
R0x718C	PCR_LUT_30	dddd dddd dddd dddd	64 (0x0040)
R0x718E	PCR_LUT_31	dddd dddd dddd dddd	64 (0x0040)
R0x7190	PCR_CTRL	dddd dddd dddd dddd	64 (0x0040)
R0x7192	PCR_EN_TH_0	dddd dddd dddd dddd	3076 (0x0C04)
R0x7194	PCR_EN_TH_1	dddd dddd dddd dddd	3088 (0x0C10)
R0x7196	PCR_EN_TH_2	dddd dddd dddd dddd	3094 (0x0C16)
R0x7198	PCR_EN_TH_3	dddd dddd dddd dddd	3094 (0x0C16)
R0x719A	PCR_EN_TH_4	dddd dddd dddd dddd	3076 (0x0C04)
R0x719C	PCR_EN_TH_5	dddd dddd dddd dddd	3073 (0x0C01)
R0x719E	PCR_EN_TH_6	dddd dddd dddd dddd	3073 (0x0C01)
R0x71A0	PCR_EN_TH_7	dddd dddd dddd dddd	3073 (0x0C01)
R0x71A2	PCR_EN_K_0	dddd dddd dddd dddd	41435 (0xA1DB)
R0x71A4	PCR_EN_K_1	dddd dddd dddd dddd	16505 (0x4079)
R0x71A6	PCR_EN_K_2	dddd dddd dddd dddd	4168 (0x1048)
R0x71A8	PCR_EN_K_3	dddd dddd dddd dddd	4168 (0x1048)
R0x71AA	PCR_EN_K_4	dddd dddd dddd dddd	41435 (0xA1DB)
R0x71AC	PCR_EN_K_5	dddd dddd dddd dddd	47860 (0xBAF4)
R0x71AE	PCR_EN_K_6	dddd dddd dddd dddd	47860 (0xBAF4)
R0x71B0	PCR_EN_K_7	dddd dddd dddd dddd	47860 (0xBAF4)
R0x71B2	PCR_DIS_TH	dddd dddd dddd dddd	18976 (0x4A20)
R0x71B4	PCR_DIS_K	dddd dddd dddd dddd	5920 (0x1720)
R0x71B6	SYNC_FIFO_TH0	dddd dddd dddd dddd	0 (0x0000)
R0x71B8	SYNC_FIFO_TH1	dddd dddd dddd dddd	2 (0x0002)

Table 8. BASIC IQ REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x71BA	SYNC_FIFO_TH2	dddd dddd dddd dddd	4 (0x0004)
R0x71BC	SYNC_FIFO_THR	dddd dddd dddd dddd	17 (0x0011)
R0x71BE	BL_OFF	dddd dddd dddd dddd	168 (0x00A8)
R0x71C0	APERTURE_VALUE	dddd dddd dddd dddd	768 (0x0300)
R0x71C2	SENSOR_VALUE	dddd dddd dddd dddd	960 (0x03C0)
R0x71C4	SENSOR_VALUE_OFF	dddd dddd dddd dddd	0 (0x0000)
R0x71C8	EDGE_RATIO	dddd dddd dddd dddd	0 (0x0000)
R0x71CA	EDGE_WINDOW_BW	dddd dddd dddd dddd	512 (0x0200)
R0x71CC	EDGE_WINDOW_TH	dddd dddd dddd dddd	5123 (0x1403)
R0x71CE	OVERLAP	dddd dddd dddd dddd	16 (0x0010)
R0x71D0	CDENOISE_VALUE	dddd dddd dddd dddd	0 (0x0000)
R0x71D2	CDENOISE_BIAS	dddd dddd dddd dddd	0 (0x0000)
R0x71D4	BL_OFF_BIAS_0	dddd dddd dddd dddd	0 (0x0000)
R0x71D6	BL_OFF_BIAS_1	dddd dddd dddd dddd	0 (0x0000)
R0x71D8	BL_OFF_BIAS_2	dddd dddd dddd dddd	0 (0x0000)
R0x71DA	BL_OFF_BIAS_3	dddd dddd dddd dddd	0 (0x0000)
R0x71DC	BL_OFF_BIAS_4	dddd dddd dddd dddd	0 (0x0000)
R0x71DE	BL_OFF_BIAS_5	dddd dddd dddd dddd	0 (0x0000)
R0x71E0	BL_OFF_BIAS_6	dddd dddd dddd dddd	0 (0x0000)
R0x71E2	BL_OFF_BIAS_7	dddd dddd dddd dddd	0 (0x0000)

Table 9. BASIC STANDBY REGISTERS

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0xFFFE	STANDBY	dddd dddd dddd dddd	0 (0x0000)

Table 10. ADV_GPIO

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x002A0000	ADV_GPIO_DO	dddd dddd dddd dddd dddd dddd dddd dddd	1168 (0x00000490)
R0x002A0004	ADV_GPIO_DIR	dddd dddd dddd dddd dddd dddd dddd dddd	1682 (0x00000692)
R0x002A0008	ADV_GPIO_DI	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A000C	ADV_GPIO_MODE	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A0010	ADV_GPIO_CNT_CTL	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A0020	ADV_GPIO_CNT0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A0024	ADV_GPIO_CNT1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A0028	ADV_GPIO_CNT2	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A0030	ADV_GPIO_DAT0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A0034	ADV_GPIO_DAT1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A0038	ADV_GPIO_DAT2	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A0040	ADV_GPIO_CMP0_0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A0044	ADV_GPIO_CMP0_1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A0048	ADV_GPIO_CMP0_2	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A004C	ADV_GPIO_CMP0_3	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A0050	ADV_GPIO_CMP0_4	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A0054	ADV_GPIO_CMP0_5	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A0058	ADV_GPIO_CMP0_6	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A005C	ADV_GPIO_CMP0_7	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A0060	ADV_GPIO_CMP1_0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A0064	ADV_GPIO_CMP1_1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A0068	ADV_GPIO_CMP1_2	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A006C	ADV_GPIO_CMP1_3	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A0070	ADV_GPIO_CMP1_4	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A0074	ADV_GPIO_CMP1_5	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)

Table 10. ADV_GPIO

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x002A0078	ADV_GPIO_CMP1_6	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A007C	ADV_GPIO_CMP1_7	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A0080	ADV_GPIO_CMP2_0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A0084	ADV_GPIO_CMP2_1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A0088	ADV_GPIO_CMP2_2	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A008C	ADV_GPIO_CMP2_3	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A0090	ADV_GPIO_CMP2_4	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A0094	ADV_GPIO_CMP2_5	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A0098	ADV_GPIO_CMP2_6	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A009C	ADV_GPIO_CMP2_7	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A00A0	ADV_GPIO_PIN_INTE	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A00A4	ADV_GPIO_PIN_INTS	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x002A00A8	ADV_GPIO_CNT_INTE	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002A00AC	ADV_GPIO_CNT_INTS	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)

Table 11. ADV_HMIPI

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x00800000	ADV_PATH_HINF_DEMUX	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00800004	ADV_PATH_HINF_SWITCH	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00810000	ADV_INTERLEAVE_CTRL	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00810004	ADV_INTERLEAVE_SIZE_0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00810008	ADV_INTERLEAVE_SIZE_1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0081000C	ADV_INTERLEAVE_IN_CTRL	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00810010	ADV_INTERLEAVE_ID	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00810014	ADV_INTERLEAVE_TH	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00810018	ADV_INTERLEAVE_BLOCK_SIZE	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)

Table 11. ADV_HMIPI

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x00810020	ADV_INTERLEAVE_IN_0_CNT	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00810024	ADV_INTERLEAVE_IN_0_CNT_PREV	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00810028	ADV_INTERLEAVE_IN_1_CNT	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0081002C	ADV_INTERLEAVE_IN_1_CNT_PREV	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00810030	ADV_INTERLEAVE_OUT_0_CNT	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00810034	ADV_INTERLEAVE_OUT_0_CNT_PREV	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00810038	ADV_INTERLEAVE_OUT_1_CNT	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0081003C	ADV_INTERLEAVE_OUT_1_CNT_PREV	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00810040	ADV_INTERLEAVE_FIFO_0_RP	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00810044	ADV_INTERLEAVE_FIFO_0_WP	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00810048	ADV_INTERLEAVE_FIFO_0_LEVEL	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0081004C	ADV_INTERLEAVE_FIFO_0_HALT	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00810050	ADV_INTERLEAVE_FIFO_1_RP	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00810054	ADV_INTERLEAVE_FIFO_1_WP	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00810058	ADV_INTERLEAVE_FIFO_1_LEVEL	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x0081005C	ADV_INTERLEAVE_FIFO_1_HALT	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00830000	ADV_HINF_BT656_CTL	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00830004	ADV_HINF_BT656_CLK	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00830008	ADV_HINF_BT656_PADD_SIZE	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0083000C	ADV_HINF_BT656_SS_SIZE	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00830010	ADV_HINF_BT656_REPLACE_DAT	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00830014	ADV_HINF_BT656_FMT0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00830018	ADV_HINF_BT656_FMT1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0083001C	ADV_HINF_BT656_SPOOF_WIDTH	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00830020	ADV_HINF_BT656_BYTE_CNT_OUT	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)

Table 11. ADV_HMIPI

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x00840000	ADV_HINF_MIPI_CTL	dddd dddd dddd dddd dddd dddd dddd dddd	7936 (0x00001F00)
R0x00840004	ADV_HINF_MIPI_LP	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00840008	ADV_HINF_MIPI_T0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0084000C	ADV_HINF_MIPI_T1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00840010	ADV_HINF_MIPI_T2	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00840014	ADV_HINF_MIPI_T3	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00840018	ADV_HINF_MIPI_T4	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0084001C	ADV_HINF_MIPI_FRM0_DESC00	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00840020	ADV_HINF_MIPI_FRM0_DESC01	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00840024	ADV_HINF_MIPI_FRM0_DESC02	dddd dddd dddd dddd ???? ???? ???? ????	65536 (0x00010000)
R0x00840028	ADV_HINF_MIPI_FRM0_DESC10	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0084002C	ADV_HINF_MIPI_FRM0_DESC11	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00840030	ADV_HINF_MIPI_FRM0_DESC12	dddd dddd dddd dddd ???? ???? ???? ????	0 (0x00000000)
R0x00840034	ADV_HINF_MIPI_FRM0_DESC20	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00840038	ADV_HINF_MIPI_FRM0_DESC21	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0084003C	ADV_HINF_MIPI_FRM0_DESC22	dddd dddd dddd dddd ???? ???? ???? ????	0 (0x00000000)
R0x00840040	ADV_HINF_MIPI_FRM0_DESC30	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00840044	ADV_HINF_MIPI_FRM0_DESC31	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00840048	ADV_HINF_MIPI_FRM0_DESC32	dddd dddd dddd dddd ???? ???? ???? ????	0 (0x00000000)
R0x0084004C	ADV_HINF_MIPI_FRM0_DESC40	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00840050	ADV_HINF_MIPI_FRM0_DESC41	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00840054	ADV_HINF_MIPI_FRM0_DESC42	dddd dddd dddd dddd ???? ???? ???? ????	0 (0x00000000)
R0x00840058	ADV_HINF_MIPI_FRM0_DESC50	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0084005C	ADV_HINF_MIPI_FRM0_DESC51	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00840060	ADV_HINF_MIPI_FRM0_DESC52	dddd dddd dddd dddd ???? ???? ???? ????	0 (0x00000000)

Table 11. ADV_HMIPI

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x00840064	ADV_HINF_MIPI_FRM0_DESC60	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00840068	ADV_HINF_MIPI_FRM0_DESC61	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0084006C	ADV_HINF_MIPI_FRM0_DESC62	dddd dddd dddd dddd ???? ???? ???? ????	0 (0x00000000)
R0x00840070	ADV_HINF_MIPI_FRM0_DESC70	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00840074	ADV_HINF_MIPI_FRM0_DESC71	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00840078	ADV_HINF_MIPI_FRM0_DESC72	dddd dddd dddd dddd ???? ???? ???? ????	0 (0x00000000)
R0x0084007C	ADV_HINF_MIPI_FRM0_PAD0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00840080	ADV_HINF_MIPI_FRM0_PAD1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00840084	ADV_HINF_MIPI_PAD_DLY	dddd dddd dddd dddd dddd dddd dddd dddd	209715 (0x00033333)
R0x00840088	ADV_HINF_MIPI_FRM1_DESC00	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0084008C	ADV_HINF_MIPI_FRM1_DESC01	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00840090	ADV_HINF_MIPI_FRM1_DESC02	dddd dddd dddd dddd ???? ???? ???? ????	65536 (0x00010000)
R0x00840094	ADV_HINF_MIPI_FRM1_DESC10	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00840098	ADV_HINF_MIPI_FRM1_DESC11	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0084009C	ADV_HINF_MIPI_FRM1_DESC12	dddd dddd dddd dddd ???? ???? ???? ????	65536 (0x00010000)
R0x008400A0	ADV_HINF_MIPI_FRM1_DESC20	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x008400A4	ADV_HINF_MIPI_FRM1_DESC21	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x008400A8	ADV_HINF_MIPI_FRM1_DESC22	dddd dddd dddd dddd ???? ???? ???? ????	65536 (0x00010000)
R0x008400AC	ADV_HINF_MIPI_FRM1_DESC30	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x008400B0	ADV_HINF_MIPI_FRM1_DESC31	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x008400B4	ADV_HINF_MIPI_FRM1_DESC32	dddd dddd dddd dddd ???? ???? ???? ????	65536 (0x00010000)
R0x008400B8	ADV_HINF_MIPI_FRM1_DESC40	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x008400BC	ADV_HINF_MIPI_FRM1_DESC41	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x008400C0	ADV_HINF_MIPI_FRM1_DESC42	dddd dddd dddd dddd ???? ???? ???? ????	65536 (0x00010000)
R0x008400C4	ADV_HINF_MIPI_FRM1_DESC50	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)

Table 11. ADV_HMIPI

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x008400C8	ADV_HINF_MIPI_FRM1_DESC51	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x008400CC	ADV_HINF_MIPI_FRM1_DESC52	dddd dddd dddd dddd ???? ???? ???? ????	65536 (0x00010000)
R0x008400D0	ADV_HINF_MIPI_FRM1_DESC60	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x008400D4	ADV_HINF_MIPI_FRM1_DESC61	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x008400D8	ADV_HINF_MIPI_FRM1_DESC62	dddd dddd dddd dddd ???? ???? ???? ????	65536 (0x00010000)
R0x008400DC	ADV_HINF_MIPI_FRM1_DESC70	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x008400E0	ADV_HINF_MIPI_FRM1_DESC71	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x008400E4	ADV_HINF_MIPI_FRM1_DESC72	dddd dddd dddd dddd ???? ???? ???? ????	65536 (0x00010000)
R0x008400E8	ADV_HINF_MIPI_FRM1_PAD0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x008400EC	ADV_HINF_MIPI_FRM1_PAD1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x008400F0	ADV_HINF_MIPI_SG_CONFIGURATION	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x008400F4	ADV_HINF_MIPI_SG_INPUT_CLK	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x008400F8	ADV_HINF_MIPI_SG_INPUT_DAT01	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x008400FC	ADV_HINF_MIPI_SG_INPUT_DAT23	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00840100	ADV_HINF_MIPI_T5	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00850000	ADV_HINF_MIPI_INTERNAL_LANE_0_FIFO	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00850004	ADV_HINF_MIPI_INTERNAL_LANE_0_FIFO_CTL	???? ???? ???? ???? ???? ???? ???? ????	1 (0x00000001)
R0x00850008	ADV_HINF_MIPI_INTERNAL_LANE_0_STAT	???? ???? ???? ???? d??? dddd ???? ????	10 (0x0000000A)
R0x0085000C	ADV_HINF_MIPI_INTERNAL_LANE_0_CTL	???? ???? ???? ???? ???? ??dd ???? ????	0 (0x00000000)
R0x00850020	ADV_HINF_MIPI_INTERNAL_LANE_1_FIFO	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00850024	ADV_HINF_MIPI_INTERNAL_LANE_1_FIFO_CTL	???? ???? ???? ???? ???? ???? ???? ????	1 (0x00000001)
R0x00850028	ADV_HINF_MIPI_INTERNAL_LANE_1_STAT	???? ???? ???? ???? d??? dddd ???? ????	10 (0x0000000A)
R0x0085002C	ADV_HINF_MIPI_INTERNAL_LANE_1_CTL	???? ???? ???? ???? ???? ??dd ???? ????	0 (0x00000000)
R0x00850040	ADV_HINF_MIPI_INTERNAL_LANE_2_FIFO	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00850044	ADV_HINF_MIPI_INTERNAL_LANE_2_FIFO_CTL	???? ???? ???? ???? ???? ???? ???? ????	1 (0x00000001)

Table 11. ADV_HMIPI

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x00850048	ADV_HINF_MIPI_INTERNAL_LANE_2_STAT	???? ???? ???? ???? d??? dddd ???? ????	10 (0x0000000A)
R0x0085004C	ADV_HINF_MIPI_INTERNAL_LANE_2_CTL	???? ???? ???? ???? ???? ??dd ???? ????	0 (0x00000000)
R0x00850060	ADV_HINF_MIPI_INTERNAL_LANE_3_FIFO	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00850064	ADV_HINF_MIPI_INTERNAL_LANE_3_FIFO_CTL	???? ???? ???? ???? ???? ???? ???? ????	1 (0x00000001)
R0x00850068	ADV_HINF_MIPI_INTERNAL_LANE_3_STAT	???? ???? ???? ???? d??? dddd ???? ????	10 (0x0000000A)
R0x0085006C	ADV_HINF_MIPI_INTERNAL_LANE_3_CTL	???? ???? ???? ???? ???? ??dd ???? ????	0 (0x00000000)
R0x0085008C	ADV_HINF_MIPI_INTERNAL_LANE_CLK_CTL	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00860000	ADV_IRQ_HINF_INTE0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00860004	ADV_IRQ_HINF_INTS0	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00860008	ADV_IRQ_HINF_INTE1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0086000C	ADV_IRQ_HINF_INTS1	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00860010	ADV_IRQ_HINF_QMEM_ERR_INT	???? ???? ???? ???? ???? ???? ???? ???d	0 (0x00000000)
R0x00860014	ADV_IRQ_HINF_QMEM_ERR_ADR	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)

Table 12. ADV_SMIPI

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x00400000	ADV_SINF_BT656_A_CLK	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00400004	ADV_SINF_BT656_A_FMT	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00410000	ADV_SINF_MIPI_A_CTL	dddd dddd dddd dddd dddd dddd dddd dddd	522133248 (0x1F1F1F00)
R0x00410004	ADV_SINF_MIPI_A_LP	dddd dddd dddd dddd dddd dddd dddd dddd	256 (0x00000100)
R0x00410008	ADV_SINF_MIPI_A_T0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0041000C	ADV_SINF_MIPI_A_T1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00410010	ADV_SINF_MIPI_A_T2	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00410014	ADV_SINF_MIPI_A_DESC0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00410018	ADV_SINF_MIPI_A_DESC1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0041001C	ADV_SINF_MIPI_A_DESC2	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)

Table 12. ADV_SMIPI

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x00410020	ADV_SINF_MIPI_A_DESC3	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00410024	ADV_SINF_MIPI_A_M_BASE	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00410028	ADV_SINF_MIPI_A_M_LEN	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0041002C	ADV_SINF_MIPI_A_M_RP	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00410030	ADV_SINF_MIPI_A_M_WP	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00420000	ADV_SINF_MIPI_INTERNAL_A_LANE_0_FIFO	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00420004	ADV_SINF_MIPI_INTERNAL_A_LANE_0_FIFO_CTL	???? ???? ???? ???? ???? ???? ???? ????	1 (0x00000001)
R0x00420008	ADV_SINF_MIPI_INTERNAL_A_LANE_0_STAT	???? ???? ???? ???? d??? dddd ???? ????	12 (0x0000000C)
R0x0042000C	ADV_SINF_MIPI_INTERNAL_A_LANE_0_CTL	???? ???? ???? ???? ???? ??dd ???? ????	257 (0x00000101)
R0x00420020	ADV_SINF_MIPI_INTERNAL_A_LANE_1_FIFO	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00420024	ADV_SINF_MIPI_INTERNAL_A_LANE_1_FIFO_CTL	???? ???? ???? ???? ???? ???? ???? ????	1 (0x00000001)
R0x00420028	ADV_SINF_MIPI_INTERNAL_A_LANE_1_STAT	???? ???? ???? ???? d??? dddd ???? ????	12 (0x0000000C)
R0x0042002C	ADV_SINF_MIPI_INTERNAL_A_LANE_1_CTL	???? ???? ???? ???? ???? ??dd ???? ????	257 (0x00000101)
R0x00420040	ADV_SINF_MIPI_INTERNAL_A_LANE_2_FIFO	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00420044	ADV_SINF_MIPI_INTERNAL_A_LANE_2_FIFO_CTL	???? ???? ???? ???? ???? ???? ???? ????	1 (0x00000001)
R0x00420048	ADV_SINF_MIPI_INTERNAL_A_LANE_2_STAT	???? ???? ???? ???? d??? dddd ???? ????	12 (0x0000000C)
R0x0042004C	ADV_SINF_MIPI_INTERNAL_A_LANE_2_CTL	???? ???? ???? ???? ???? ??dd ???? ????	257 (0x00000101)
R0x00420060	ADV_SINF_MIPI_INTERNAL_A_LANE_3_FIFO	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00420064	ADV_SINF_MIPI_INTERNAL_A_LANE_3_FIFO_CTL	???? ???? ???? ???? ???? ???? ???? ????	1 (0x00000001)
R0x00420068	ADV_SINF_MIPI_INTERNAL_A_LANE_3_STAT	???? ???? ???? ???? d??? dddd ???? ????	12 (0x0000000C)
R0x0042006C	ADV_SINF_MIPI_INTERNAL_A_LANE_3_CTL	???? ???? ???? ???? ???? ??dd ???? ????	257 (0x00000101)
R0x00420088	ADV_SINF_MIPI_INTERNAL_A_LANE_CLK_STAT	???? ???? ???? ???? d??? dddd ???? ????	4 (0x00000004)
R0x00430000	ADV_PATTERN_A_MODE	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00430004	ADV_PATTERN_A_WIDTH	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00430008	ADV_PATTERN_A_HEIGHT	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)

Table 12. ADV_SMIPI

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0043000C	ADV_PATTERN_A_FMT0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00430010	ADV_PATTERN_A_FMT1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00430018	ADV_PATTERN_A_COLOR_R	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0043001C	ADV_PATTERN_A_COLOR_B	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00430020	ADV_PATTERN_A_PN_RST_PER	dddd dddd dddd dddd dddd dddd dddd dddd	33554431 (0x01FFFFFF)
R0x00430024	ADV_PATTERN_A_PN_MASK	dddd dddd dddd dddd dddd dddd dddd dddd	4095 (0x00000FFF)
R0x00450000	ADV_SINF_BT656_B_CLK	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00450004	ADV_SINF_BT656_B_FMT	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00460000	ADV_SINF_MIPI_B_CTL	dddd dddd dddd dddd dddd dddd dddd dddd	522133248 (0x1F1F1F00)
R0x00460004	ADV_SINF_MIPI_B_LP	dddd dddd dddd dddd dddd dddd dddd dddd	256 (0x00000100)
R0x00460008	ADV_SINF_MIPI_B_T0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0046000C	ADV_SINF_MIPI_B_T1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00460010	ADV_SINF_MIPI_B_T2	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00460014	ADV_SINF_MIPI_B_DESC0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00460018	ADV_SINF_MIPI_B_DESC1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0046001C	ADV_SINF_MIPI_B_DESC2	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00460020	ADV_SINF_MIPI_B_DESC3	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00460024	ADV_SINF_MIPI_B_M_BASE	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00460028	ADV_SINF_MIPI_B_M_LEN	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0046002C	ADV_SINF_MIPI_B_M_RP	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00460030	ADV_SINF_MIPI_B_M_WP	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00470000	ADV_SINF_MIPI_INTERNAL_B_LANE_0_FIFO	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00470004	ADV_SINF_MIPI_INTERNAL_B_LANE_0_FIFO_CTL	???? ???? ???? ???? ???? ???? ???? ????	1 (0x00000001)
R0x00470008	ADV_SINF_MIPI_INTERNAL_B_LANE_0_STAT	???? ???? ???? ???? d??? dddd ???? ????	12 (0x0000000C)
R0x0047000C	ADV_SINF_MIPI_INTERNAL_B_LANE_0_CTL	???? ???? ???? ???? ???? ??dd ???? ????	257 (0x00000101)

Table 12. ADV_SMIPI

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x00470020	ADV_SINF_MIPI_INTERNAL_B_LANE_1_FIFO	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00470024	ADV_SINF_MIPI_INTERNAL_B_LANE_1_FIFO_CTL	???? ???? ???? ???? ???? ???? ???? ????	1 (0x00000001)
R0x00470028	ADV_SINF_MIPI_INTERNAL_B_LANE_1_STAT	???? ???? ???? ???? d??? dddd ???? ????	12 (0x0000000C)
R0x0047002C	ADV_SINF_MIPI_INTERNAL_B_LANE_1_CTL	???? ???? ???? ???? ???? ??dd ???? ????	257 (0x00000101)
R0x00470040	ADV_SINF_MIPI_INTERNAL_B_LANE_2_FIFO	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00470044	ADV_SINF_MIPI_INTERNAL_B_LANE_2_FIFO_CTL	???? ???? ???? ???? ???? ???? ???? ????	1 (0x00000001)
R0x00470048	ADV_SINF_MIPI_INTERNAL_B_LANE_2_STAT	???? ???? ???? ???? d??? dddd ???? ????	12 (0x0000000C)
R0x0047004C	ADV_SINF_MIPI_INTERNAL_B_LANE_2_CTL	???? ???? ???? ???? ???? ??dd ???? ????	257 (0x00000101)
R0x00470060	ADV_SINF_MIPI_INTERNAL_B_LANE_3_FIFO	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00470064	ADV_SINF_MIPI_INTERNAL_B_LANE_3_FIFO_CTL	???? ???? ???? ???? ???? ???? ???? ????	1 (0x00000001)
R0x00470068	ADV_SINF_MIPI_INTERNAL_B_LANE_3_STAT	???? ???? ???? ???? d??? dddd ???? ????	12 (0x0000000C)
R0x0047006C	ADV_SINF_MIPI_INTERNAL_B_LANE_3_CTL	???? ???? ???? ???? ???? ??dd ???? ????	257 (0x00000101)
R0x00470088	ADV_SINF_MIPI_INTERNAL_B_LANE_CLK_STAT	???? ???? ???? ???? d??? dddd ???? ????	4 (0x00000004)
R0x00480000	ADV_PATTERN_B_MODE	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00480004	ADV_PATTERN_B_WIDTH	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00480008	ADV_PATTERN_B_HEIGHT	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0048000C	ADV_PATTERN_B_FMT0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00480010	ADV_PATTERN_B_FMT1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00480018	ADV_PATTERN_B_COLOR_R	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0048001C	ADV_PATTERN_B_COLOR_B	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00480020	ADV_PATTERN_B_PN_RST_PER	dddd dddd dddd dddd dddd dddd dddd dddd	33554431 (0x01FFFFFF)
R0x00480024	ADV_PATTERN_B_PN_MASK	dddd dddd dddd dddd dddd dddd dddd dddd	4095 (0x00000FFF)
R0x00490000	ADV_CAPTURE_A_CRP_0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00490004	ADV_CAPTURE_A_CRP_1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00490008	ADV_CAPTURE_B_CRP_0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)

Table 12. ADV_SMIPI

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x0049000C	ADV_CAPTURE_B_CRP_1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00490010	ADV_CAPTURE_INC_0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00490014	ADV_CAPTURE_INC_1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00490020	ADV_CAPTURE_A_SIZE	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00490024	ADV_CAPTURE_A_REPAIR	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00490028	ADV_CAPTURE_B_SIZE	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0049002C	ADV_CAPTURE_B_REPAIR	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00490030	ADV_CAPTURE_A_DROP_OUT	dddd dddd dddd dddd dddd dddd dddd dddd	1 (0x00000001)
R0x00490034	ADV_CAPTURE_A_DROP_IN	dddd dddd dddd dddd dddd dddd dddd dddd	1 (0x00000001)
R0x00490038	ADV_CAPTURE_B_DROP_OUT	dddd dddd dddd dddd dddd dddd dddd dddd	1 (0x00000001)
R0x0049003C	ADV_CAPTURE_B_DROP_IN	dddd dddd dddd dddd dddd dddd dddd dddd	1 (0x00000001)
R0x00490040	ADV_CAPTURE_A_FV_CNT	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00490044	ADV_CAPTURE_B_FV_CNT	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00490048	ADV_CAPTURE_SINF_A_COMP	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0049004C	ADV_CAPTURE_SINF_B_COMP	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x004A0000	ADV_SYNC_FIFO_CTRL	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x004A0004	ADV_SYNC_FIFO_THR	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x004A0008	ADV_SYNC_FIFO_TH	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x004A000C	ADV_SYNC_FIFO_IRQ_LINE_NR	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x004A0010	ADV_SYNC_FIFO_THYR	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x004A0014	ADV_SYNC_FIFO_THY	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x004A0018	ADV_SYNC_FIFO_FIFO_MAX_LEVEL	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x004B0000	ADV_IRQ_SINF_A_INTE	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x004B0004	ADV_IRQ_SINF_A_INTS	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x004B0010	ADV_IRQ_SINF_A_INTE_L0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)

Table 12. ADV_SMIPI

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x004B0014	ADV_IRQ_SINF_A_INTE_L1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x004B0018	ADV_IRQ_SINF_A_INTE_L2	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x004B001C	ADV_IRQ_SINF_A_INTE_L3	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x004B0020	ADV_IRQ_SINF_A_INTS_L0	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x004B0024	ADV_IRQ_SINF_A_INTS_L1	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x004B0028	ADV_IRQ_SINF_A_INTS_L2	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x004B002C	ADV_IRQ_SINF_A_INTS_L3	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x004C0000	ADV_IRQ_SINF_B_INTE	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x004C0004	ADV_IRQ_SINF_B_INTS	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x004C0010	ADV_IRQ_SINF_B_INTE_L0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x004C0014	ADV_IRQ_SINF_B_INTE_L1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x004C0018	ADV_IRQ_SINF_B_INTE_L2	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x004C0020	ADV_IRQ_SINF_B_INTS_L0	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x004C0024	ADV_IRQ_SINF_B_INTS_L1	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x004C0028	ADV_IRQ_SINF_B_INTS_L2	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x004D0010	ADV_IRQ_SINF_INTE	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x004D0014	ADV_IRQ_SINF_INTS	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x004D0018	ADV_IRQ_SINF_QMEM_ERR_INT	???? ???? ???? ???? ???? ???? ???? ???d	0 (0x00000000)
R0x004D001C	ADV_IRQ_SINF_QMEM_ERR_ADR	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x004E0000	ADV_FMON_SINF_MON_0_CTRL	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x004E0004	ADV_FMON_SINF_MON_0_CNT	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x004E0008	ADV_FMON_SINF_MON_0_SHADOW	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x004E000C	ADV_FMON_SINF_MON_0_REF	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x004E0010	ADV_FMON_SINF_MON_1_CTRL	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x004E0014	ADV_FMON_SINF_MON_1_CNT	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)

Table 12. ADV_SMIPI

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x004E0018	ADV_FMON_SINF_MON_1_SHADOW	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x004E001C	ADV_FMON_SINF_MON_1_REF	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x004F0000	ADV_PATH_SINF_FORK_IN	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x004F0004	ADV_PATH_SINF_FORK_OUT	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x004F0008	ADV_PATH_SINF_MUX	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x004F0010	ADV_PATH_SINF_DMA_MUX	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)

Table 13. ADV_SYSTEM

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x00200000	ADV_SYS_VER	???? ???? ???? ???? ???? ???? ???? ????	4 (0x00000004)
R0x00200004	ADV_SYS_SLEEP	dddd dddd dddd dddd dddd dddd dddd dddd	2164260863 (0x80FFFFFF)
R0x00200008	ADV_SYS_DIV_EN	dddd dddd dddd dddd dddd dddd dddd dddd	1 (0x00000001)
R0x0020000C	ADV_SYS_CLK_EN_0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00200010	ADV_SYS_CLK_EN_1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00200014	ADV_SYS_RST_EN_0	dddd dddd dddd dddd dddd dddd dddd dddd	1 (0x00000001)
R0x00200018	ADV_SYS_RST_EN_1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0020001C	ADV_SYS_CLK_EN_REGS	dddd dddd dddd dddd dddd dddd dddd dddd	1 (0x00000001)
R0x00200020	ADV_SYS_RST_EN_REGS	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00200024	ADV_SYS_CPU	?ddd dddd dddd dddd d??? ???? ???? d?d?	6 (0x00000006)
R0x00200028	ADV_SYS_DUMMY0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0020002C	ADV_SYS_DUMMY1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00200030	ADV_SYS_ROM_RAM_CTRL	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00200050	ADV_SYS_ROM_PROTECTED	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00200054	ADV_SYS_ZERO	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00200068	ADV_SYS_VER_FPGA	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00210000	ADV_CLGEN_DIV_SYS	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)

Table 13. ADV_SYSTEM

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x00210004	ADV_CLGEN_DIV_SINF	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00210008	ADV_CLGEN_DIV_HINF	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0021000C	ADV_CLGEN_DIV_HINF_MIPI	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00210010	ADV_CLGEN_DIV_IP	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00210014	ADV_CLGEN_PLL_0_DIV	dd?d dddd dddd dddd dddd dddd dddd dddd	2147483648 (0x80000000)
R0x00210018	ADV_CLGEN_PLL_0_SS	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0021001C	ADV_CLGEN_PLL_0_CNT	dddd dddd dddd dddd dddd dddd dddd dddd	16715775 (0x00FF0FFF)
R0x00210020	ADV_CLGEN_PLL_0_TEST_CNT	???? ???? ???? ???? ???? ???? ???? ????	1 (0x00000001)
R0x00210024	ADV_CLGEN_PLL_0_TEST_SET	dddd dddd dddd dddd dddd dddd dddd dddd	1 (0x00000001)
R0x00210028	ADV_CLGEN_PLL_1_DIV	dd?d dddd dddd dddd dddd dddd dddd dddd	2147483648 (0x80000000)
R0x0021002C	ADV_CLGEN_PLL_1_SS	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00210030	ADV_CLGEN_PLL_1_CNT	dddd dddd dddd dddd dddd dddd dddd dddd	16715775 (0x00FF0FFF)
R0x00210034	ADV_CLGEN_PLL_1_TEST_CNT	???? ???? ???? ???? ???? ???? ???? ????	1 (0x00000001)
R0x00210038	ADV_CLGEN_PLL_1_TEST_SET	dddd dddd dddd dddd dddd dddd dddd dddd	1 (0x00000001)
R0x00210040	ADV_CLGEN_PLL_SELECT	dddd ???? dddd dddd dddd ???? dddd dddd	0 (0x00000000)
R0x00210044	ADV_CLGEN_PLL_SELECT_2	dddd ???? dddd dddd dddd ???? dddd dddd	0 (0x00000000)
R0x00210048	ADV_CLGEN_PLL_SELECT_3	dddd ???? dddd dddd dddd ???? dddd dddd	0 (0x00000000)
R0x0021004C	ADV_CLGEN_DIV_HINF_REG	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00210050	ADV_CLGEN_DIV_SENS_REF_1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00230000	ADV_IRQ_SYS_INTE	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00230004	ADV_IRQ_SYS_INTS	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00230100	ADV_IRQ_SYS_QMEM_ERR_INTE	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00230104	ADV_IRQ_SYS_QMEM_ERR_INTS	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)
R0x00230108	ADV_IRQ_SYS_QMEM_ERR_INT	???? ???? ???? ???? ???? ???? ???? ???d	0 (0x00000000)
R0x0023010C	ADV_IRQ_SYS_QMEM_ERR_ADR	???? ???? ???? ???? ???? ???? ???? ????	0 (0x00000000)

Table 13. ADV_SYSTEM

Register Hex	Name	Data Format (Binary)	Default Value Dec(Hex)
R0x00290000	ADV_SIPM_GO	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00290004	ADV_SIPM_0_CTL	d??? ???? ???? ???? dddd dddd dddd ?ddd	0 (0x00000000)
R0x00290008	ADV_SIPM_0_ADR	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x0029000C	ADV_SIPM_0_DW	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00290010	ADV_SIPM_0_DR	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00290014	ADV_SIPM_0_DIV	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00290018	ADV_SIPM_1_CTL	d??? ???? ???? ???? dddd dddd dddd ?ddd	0 (0x00000000)
R0x0029001C	ADV_SIPM_1_ADR	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00290020	ADV_SIPM_1_DW	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00290024	ADV_SIPM_1_DR	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x00290028	ADV_SIPM_1_DIV	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002B0000	ADV_SYS_STBY_SIPS_ID	dddd dddd dddd dddd dddd dddd dddd dddd	120 (0x00000078)
R0x002B0004	ADV_SYS_STBY_IO	dddd dddd dddd dddd dddd dddd dddd dddd	16777152 (0x00FFFFC0)
R0x002B0008	ADV_SYS_STBY_SLEW	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002B0010	ADV_SYS_STBY_DUMMY0	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002B0014	ADV_SYS_STBY_DUMMY1	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002B0018	ADV_SYS_STBY_DUMMY2	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002B001C	ADV_SYS_STBY_DUMMY3	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002B0020	ADV_SYS_STBY_GPIO_OSEL	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002B0024	ADV_SYS_STBY_GPIO_OSEL_E	dddd dddd dddd dddd dddd dddd dddd dddd	0 (0x00000000)
R0x002B0028	ADV_SYS_STBY_GPIO_IN_MASK	dddd dddd dddd dddd dddd dddd dddd dddd	286331153 (0x11111111)
R0x002B002C	ADV_SYS_STBY_GPIO_IN_MASK_E	dddd dddd dddd dddd dddd dddd dddd dddd	65809 (0x00010111)
R0x002B0030	ADV_SYS_STBY_CPU	???? ???? ???? ???? ???? ???? ???? ?dd?	6 (0x00000006)

Table 14. BASIC PREVIEW REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x2000	15:0	0x0280	PREVIEW_WIDTH (R/W)			unsigned
	This register defines the context Preview output image width. The image width must never be set more than it is the maximum width of the image sensor. Note: writing to this register may cause format_update.					
R0x2002	15:0	0x01E0	PREVIEW_HEIGHT (R/W)			unsigned
	This register defines the context Preview output image height. The image height must never be set more than it is the maximum height of the image sensor. Note: writing to this register may cause format_update.					
R0x2004	15:0	0x0000	PREVIEW_ROI_X0 (R/W)			fixed14
	Sensor capture region of interest -- x start coordinate, relative to sensor pattern, range 0.0 - 1.0. Note: writing to this register may cause format_update. Format: s1.14					
R0x2006	15:0	0x0000	PREVIEW_ROI_Y0 (R/W)			fixed14
	Sensor capture region of interest -- max. y start coordinate, relative to sensor pattern, range 0.0 - 1.0. If the requested captured region will be smaller, ROI will be automatically clipped. Note: writing to this register may cause format_update. Format: s1.14					
R0x2008	15:0	0x4000	PREVIEW_ROI_X1 (R/W)			fixed14
	Sensor capture region of interest -- x end coordinate, relative to sensor pattern, range 0.0 - 1.0. Note: writing to this register may cause format_update. Format: s1.14					
R0x200A	15:0	0x4000	PREVIEW_ROI_Y1 (R/W)			fixed14
	Sensor capture region of interest -- max. y end coordinate, relative to sensor pattern, range 0.0 - 1.0. If the requested captured region will be smaller, ROI will be automatically clipped. Note: writing to this register may cause format_update. Format: s1.14					
R0x200C	15:0	0x1000	PREVIEW_ASPECT_FACTOR (R/W)			ufixed12
	This register defines the context Preview aspect factor. Note: writing to this register may cause format_update. Format: u4.12					

Table 14. BASIC PREVIEW REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x200E	**15:0**	**0x0000**	**PREVIEW_LOCK (R/W)**			**unsigned**
	15:12	X	Undefined			
	11	0x0000	LTM_LBZ 0x0 = LTM background luminance zones running. 0x1 = LTM background luminance zones frozen.			unsigned
	10	0x0000	SCRIPT_IPIPE 0x0 = ipipe scratchpad script running 0x1 = ipipe scratchpad script locked (frozen)			unsigned
	9	0x0000	SCRIPT_AUTO 0x0 = auto scratchpad script running 0x1 = auto scratchpad script locked (frozen)			unsigned
	8	0x0000	SCRIPT_CTRL 0x0 = control scratchpad script running 0x1 = control scratchpad script locked (frozen)			unsigned
	7	0x0000	ALC 0x0 = ALC and Auto-CLS correction active 0x1 = ALC and Auto-CLS correction locked (frozen)			unsigned
	6	0x0000	FACED 0x0 = Face detection running 0x1 = Face detection locked (frozen)			unsigned
	5	0x0000	FLICK 0x0 = Flicker detection running 0x1 = Flicker detection locked (frozen)			unsigned
	4	0x0000	FLARE 0x0 = Flare removal running 0x1 = Flare removal locked (frozen)			unsigned
	3	0x0000	ATM 0x0 = ATM running 0x1 = ATM locked (frozen)			unsigned
	2	0x0000	AF 0x0 = AF triggering allowed 0x1 = AF triggering locked (It is not allowed to enable bit when AF cycle is in progress)			unsigned
	1	0x0000	AE 0x0 = AE running 0x1 = AE locked (frozen)			unsigned
	0	0x0000	AWB 0x0 = AWB running 0x1 = AWB locked (frozen)			unsigned

Table 14. BASIC PREVIEW REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x2010	**15:0**	**0x0160**	**PREVIEW_ENABLE (R/W)**			**unsigned**
	15:11	X	Undefined			
	10	0x0000	TEXT This bit enables text to be visible on the output image. Note: writing to this field may cause format_update.			unsigned
	9	0x0000	SATR_MARK This bit enables saturation region marking to be visible on the output image. Note: writing to this field may cause format_update.			unsigned
	8	0x0001	RECTANGLE This bit enables rectangles to be visible on the output image. Note: writing to this field may cause format_update.			unsigned
	7	X	Undefined			
	6	0x0001	SMILE 0x0 = Smile detection disabled 0x1 = Smile detection enabled Note: writing to this field may cause format_update.			unsigned
	5	0x0001	FACEP 0x0 = Face parts detection disabled 0x1 = Face parts detection enabled Note: writing to this field may cause format_update.			unsigned
	4	0x0000	FACED 0x0 = Face detection disabled 0x1 = Face detection enabled Note: writing to this field may cause format_update.			unsigned
	3:0	X	Undefined			
	15:0	**0x0050**	**PREVIEW_OUT_FMT (R/W)**			**unsigned**
	15:14	X	Undefined			
	13	0x0000	IPIPE_BYPASS This field enables ipipe bypass.			unsigned
	12	0x0000	SS This field controls the output of the status structure: 0x0 = status structure not sent 0x1 = status structure sent out Note: writing to this field may cause format_update.			unsigned
	11	X	Undefined			
	10	0x0000	ST_EN This field enables JPEG speed tags.			unsigned
	9:8	0x0000	IIS This field controls the output of the secondary image stream: 0x0 = no interleaved image sent out 0x1 = reserved 0x2 = reserved 0x3 = bubble image sent out Note: writing to this field may cause format_update.			unsigned

Table 14. BASIC PREVIEW REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x2012	7:4	0x0005	FT This field defines the output format type: b0000 = JPEG 422 b0001 = JPEG 420 b0011 = YUV b0100 = RGB b0101 = YUV (JFIF color space) b10xx = RAW with selected alignment b11xx = DNG with selected alignment RAW/DNG alignments: b00 = 8bit b01 = 10bit b10 = 12bit b11 = 16bit Note: writing to this field may cause format_update.			unsigned
	3:0	0x0000	FST This field controls the output subtype. If format type is set to JPEG mode this field defines the following format subtypes: bx00 = Scan only bx01 = JFIF bx10 = EXIF b1xx = rotate enable If format type is set to RGB mode this field defines the following format subtypes: 0x0 = 888 RGB 0x1 = 565 RGB 0x2 = 555M RGB 0x3 = 555L RGB If format type is set to YUV mode this field defines the following format subtypes: 0x0 = 422 YUV 0x1 = 420 YUV 0x2 = 400 YUV If format type is set to RAW or DNG mode this field defines the following format subtypes: 0x0 = sensor RAW/DNG 0x1 = capture RAW/DNG 0x2 = cp RAW/DNG 0x3 = bpc RAW/DNG 0x4 = ihdr RAW/DNG 0x5 = pp RAW/DNG 0x6 = densh RAW/DNG 0x7 = pm RAW/DNG 0x8 = gc RAW/DNG 0x9 = curve RAW/DNG 0xa = cconv RAW/DNG Note: writing to this field may cause format_update.			unsigned

Table 14. BASIC PREVIEW REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x2014	**15:0**	**0x0001**	**PREVIEW_SENSOR_MODE (R/W)**			**unsigned**
	15:14	X	Undefined			
	13:12	0x0000	CROP_CTRL Depending on output image aspect ratio and zoom factor configuration there may be only part of image sensor array needed to generate output image. This field controls where ROI will be cropped. Actual effect might vary from sensor to sensor, but in general: 0x0 = Crop image on the sensor. Saves the most power (on sensor and AP1302) and/or improves FPS. Statistics cannot be captured on cropped image data so auto-functions cannot use it. 0x1 = Crop image at the front of AP1302 image pipe. ROI from the sensor remains as set by context *_roi_x0/y0/x1/y1. Saves power only on AP1302. Might improve FPS if AP1302 processing is a bottleneck. Statistics cannot be captured on cropped image data so auto-functions cannot use it. 0x2 = Crop image at the end of AP1302 image pipe on the input to resample (scaler). ROI from the sensor and throughout the image pipe remains as set by context *_roi_x0/y0/x1/y1. Statistics can be captured on image data beyond outputted image and auto-functions can use it. 0x3 = Crop image at the end of AP1302 image pipe on the output of resample (scaler). For debug purpose only.			unsigned
	11:9	X	Undefined			
	8	0x0000	SYNC_FIFO_BIN_Y This field controls the Y binning at the beginning of the image pipe (digital).			unsigned
	7	0x0000	SYNC_FIFO_BIN_X This field controls the X binning at the beginning of the image pipe (digital).			unsigned
	6:4	X	Undefined			
	3:0	0x0001	SENSOR_MODE This field controls the sensor readout mode. The exact meaning of this register may vary depending on sensor and AP1302 firmware release. As a rule of thumb, mode 0 typically means native readout. Increasing the value typically enables higher FPS and/or lower power readout modes (binning, scaling, sub-sampling, DPCM). This field does not affect the AP1302 output size - input image from sensor is scaled accordingly to maintain the output size. To change the output size see preview_width / preview_height.			unsigned
R0x2016	**15:0**	**0x303F**	**PREVIEW_MIPI_CTRL (R/W)**			**unsigned**
	15:14	0x0000	SS_VC This field specifies the MIPI virtual channel ID for preview status structure packets.			unsigned
	13:8	0x0030	SS_TYPE This field specifies the MIPI data type for preview status structure packets.			unsigned
	7:6	0x0000	IMG_VC This field specifies the MIPI virtual channel ID for preview image data packets.			unsigned
	5:0	0x003F	IMG_TYPE This field specifies the MIPI data type for preview image data packets. If this field is set to 0x3F, the data type is selected automatically according to preview output format set in PREVIEW_OUT_FMT[ft] and PREVIEW_OUT_FMT[fst]: YUV = 0x1E RGB565 = 0x22 RGB555 = 0x21 RGB444 = 0x20 RGB332 = 0x2A			unsigned

Table 14. BASIC PREVIEW REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x2018	**15:0**	**0x007F**	**PREVIEW_MIPI_II_CTRL (R/W)**			**unsigned**
	15:8	X	Undefined			
	7:6	0x0001	II_ID This field specifies the MIPI virtual channel ID for the secondary image stream packets when preview_hinf_ctrl[mipi_mode] is select-ed.			unsigned
	5:0	0x003F	II_TYPE This field specifies the MIPI data type for the secondary image stream packets when preview_hinf_ctrl[mipi_mode] is selected.			unsigned
R0x201A	**15:0**	**0x0000**	**PREVIEW_MIPI_T_HS_EXIT (R/W)**			**ufixed4**
	This register control the minimum time (in us) between MIPI packets (t_hs_exit) on host interface. Format: u12.4					
R0x201C	**31:0**	**0x00000000**	**PREVIEW_LINE_TIME (R/W)**			**ufixed16**
	This register defines the line time that is requested from the sensor driver. If zero, automatic calculation is used. Note that sensor driv-er can still increase the number. Actual applied value can be seen in sensor_line_time register in info page. This register is formatted as fixed point in us (microseconds). Format: u16.16					
R0x2020	**15:0**	**0x1E00**	**PREVIEW_MAX_FPS (R/W)**			**ufixed8**
	This field defines the maximum frame rate that the sensor should be operated on. Also see frame_period register. Format: u8.8					
R0x2022	**15:0**	**0x0800**	**PREVIEW_AE_USG (R/W)**			**ufixed8**
	This register defines the upper sensor gain value. The auto exposure algorithm will not use sensor analog gains higher than this value. Format: u8.8					
R0x2024	**31:0**	**0x000080E8**	**PREVIEW_AE_UPPER_ET (R/W)**			**unsigned**
	This field defines the upper exposure time. If the EV determined by the auto exposure algorithm requires an exposure time greater than defined by this field, the sensor analog gain is used to compensate for the proper exposure and the exposure time is frozen. The exposure time is specified in us (microseconds).					
R0x2028	**31:0**	**0x000080E8**	**PREVIEW_AE_MAX_ET (R/W)**			**unsigned**
	This field defines the maximum exposure time. If the EV determined by the auto exposure algorithm demands the exposure time to be greater than defined by CNx_AE_UPPER_ET and the gain to be greater than CNx_AE_USG registers, the sensor gain is frozen and the exposure time is extended to the limit defined by this field. The exposure time is specified in us (microseconds).					
R0x202C	**15:0**	**0x03F7**	**PREVIEW_SS (R/W)**			**unsigned**
	15:10	X	Undefined			
	9	0x0001	ADDR_E If set, address(es) of the included fields will be included in status structure.			unsigned
	8	0x0001	RECORD_HEAD_E If set, record head(s) will be included in status structure.			unsigned
	7	0x0001	STATUS_E If set, status field will be included in status structure.			unsigned
	6	0x0001	SIZE_E If set, size field will be included in status structure.			unsigned
	5	0x0001	EOSS If set, EOSS marker will be included in status structure.			unsigned
	4	0x0001	SOSS If set, SOSS marker will be included in status structure.			unsigned
	3:0	0x0007	ENABLE This field defines which data will be included in status structure.			unsigned

Table 14. BASIC PREVIEW REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x2030	**15:0**	**0x0000**	**PREVIEW_HINF_CTRL (R/W)**			**unsigned**
	15:9	X	Undefined			
	8	0x0000	YUV420_FIX_PAC_LEN As required by MIPI standard in YUV420 mode odd packets contain only YY data and even packets contain UYVY data. That means that packets are of different sizes. If this bit is set and spoof mode is enabled then YUV420 MIPI packets will be of equal size (average, or as specified in *_hinf_spoof_width).			unsigned
	7:6	X	Undefined			
	5	0x0000	MIPI_CONT_CLK This bit defines MIPI interface continuous clock: 0x0 = Disable MIPI continuous clock 0x1 = Enable MIPI continuous clock			unsigned
	4	0x0000	SPOOF This bit defines host interface timing mode: 0x0 = Continuous mode 0x1 = Spoof mode			unsigned
	3	0x0000	MIPI_MODE This bit selects MIPI mode: 0x0 = BT656-like (all streams are on the same Virtual Chanel ID) 0x1 = Using VCID (secondary image and status structure use it's own IDs)			unsigned
	2:0	0x0000	MIPI This bit defines MIPI host interface enable: 0x0 = parallel host interface used 0x1 = 1 data lane MIPI host interface used 0x2 = 2 data lanes MIPI host interface used 0x3 = 3 data lanes MIPI host interface used 0x4 = 4 data lanes MIPI host interface used			unsigned
R0x2032	**15:0**	**0x0000**	**PREVIEW_HINF_SPOOF_W (R/W)**			**unsigned**
			This register specifies padding/spoof frame width in bytes. If HINF_CTRL[spoof] register is not set, this register should be set to 0. If HINF_CTRL[spoof] register is set, this register defines the spoof line width in bytes. If set to 0, spoof line width will be automatically set relatively to PREVIEW_WIDTH (3*PREVIEW_WIDTH for RGB888, 2048 for JPEG or 2*PREVIEW_WIDTH for the rest). This register must always be multiple of 2.			
R0x2034	**15:0**	**0x0000**	**PREVIEW_HINF_SPOOF_H (R/W)**			**unsigned**
			This register specifies padding/spoof frame width in bytes. If HINF_CTRL[spoof] register is not set, this register should be set to 0. If HINF_CTRL[spoof] register is set, this register defines the spoof height. If set to 0, spoof height will match the amount of data sent in this frame. If status structure is enabled it will be aligned to the end of the spoof frame and appropriate number of padding bytes will be inserted between image data/header/footer and status structure.			
R0x2036	**15:0**	**0x0000**	**PREVIEW_HINF_CUT (R/W)**			**unsigned**
			This register defines the amount of data in bytes to be cut from the end of the main stream. This can be used when status structure needs to be incorporated into the frame data because of host limitations.			

Table 14. BASIC PREVIEW REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x2050	**31:0**	**0x0001003-A**	**PREVIEW_DIV_CPU (R/W)**			**unsigned**
	31:18	X	Undefined			
	17:16	0x00000001	SWITCH CPU clock source select: 0x0 = bypass 0x1 = PLL0 0x2 = reserved 0x3 = PLL1			unsigned
	15:8	X	Undefined			
	7:0	0x0000003-A	DIV CPU divider. Valid values: 0, 1, 1.5, 2, 2.5 ... 31.5, 32. Actual divide ratio is +1. 0x0 = divide by 1 0x2 = divide by 2 0x3 = divide by 2.5 0x4 = divide by 3 0x5 = divide by 3.5 ... Format: u7.1			ufixed1
R0x2054	**31:0**	**0x0001003-A**	**PREVIEW_DIV_IPIPE (R/W)**			**unsigned**
	31:18	X	Undefined			
	17:16	0x00000001	SWITCH IPIPE clock source select: 0x0 = bypass 0x1 = PLL0 0x2 = reserved 0x3 = PLL1			unsigned
	15:8	X	Undefined			
	7:0	0x0000003-A	DIV IPIPE divider. Valid values: 0, 1, 1.5, 2, 2.5 ... 31.5, 32. Actual divide ratio is +1. 0x0 = divide by 1 0x2 = divide by 2 0x3 = divide by 2.5 0x4 = divide by 3 0x5 = divide by 3.5 ... Format: u7.1			ufixed1

Table 14. BASIC PREVIEW REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x2058	**31:0**	**0x0001001-C**	**PREVIEW_DIV_SINF (R/W)**			**unsigned**
	31:18	X	Undefined			
	17:16	0x00000001	SWITCH SINF clock source select: 0x0 = bypass 0x1 = PLL0 0x2 = reserved 0x3 = PLL1			unsigned
	15:8	X	Undefined			
	7:0	0x0000001-C	DIV SINF divider. Valid values: 0, 1, 1.5, 2, 2.5 ... 31.5, 32. Actual divide ratio is +1. 0x0 = divide by 1 0x2 = divide by 2 0x3 = divide by 2.5 0x4 = divide by 3 0x5 = divide by 3.5 ... Format: u7.1			ufixed1
R0x205C	**31:0**	**0x0001001-C**	**PREVIEW_DIV_HINF (R/W)**			**unsigned**
	31:18	X	Undefined			
	17:16	0x00000001	SWITCH HINF clock source select: 0x0 = bypass 0x1 = PLL0 0x2 = reserved 0x3 = PLL1			unsigned
	15:8	X	Undefined			
	7:0	0x0000001-C	DIV HINF divider. Valid values: 0, 1, 1.5, 2, 2.5 ... 31.5, 32. Actual divide ratio is +1. 0x0 = divide by 1 0x2 = divide by 2 0x3 = divide by 2.5 0x4 = divide by 3 0x5 = divide by 3.5 ... Format: u7.1			ufixed1

Table 14. BASIC PREVIEW REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x2064	**31:0**	**0x0001001-C**	**PREVIEW_DIV_HINF_MIPI (R/W)**			**unsigned**
	31:18	X	Undefined			
	17:16	0x00000001	SWITCH HINF MIPI clock source select: 0x0 = bypass 0x1 = reserved 0x2 = reserved 0x3 = PLL1			unsigned
	15:8	X	Undefined			
	7:0	0x0000001-C	DIV HINF MIPI divider. Valid values: 0, 1, 1.5, 2, 2.5 ... 31.5, 32. Actual divide ratio is +1. 0x0 = divide by 1 0x2 = divide by 2 0x3 = divide by 2.5 0x4 = divide by 3 0x5 = divide by 3.5 ... Format: u7.1			ufixed1
R0x2068	**31:0**	**0x0001003-A**	**PREVIEW_DIV_IP (R/W)**			**unsigned**
	31:18	X	Undefined			
	17:16	0x00000001	SWITCH IP clock source select: 0x0 = bypass 0x1 = PLL0 0x2 = reserved 0x3 = PLL1			unsigned
	15:8	X	Undefined			
	7:0	0x0000003-A	DIV IP divider. Valid values: 0, 1, 1.5, 2, 2.5 ... 31.5, 32. Actual divide ratio is +1. 0x0 = divide by 1 0x2 = divide by 2 0x3 = divide by 2.5 0x4 = divide by 3 0x5 = divide by 3.5 ... Format: u7.1			ufixed1
R0x206C	**31:0**	**0x00000000**	**PREVIEW_DIV_SPI (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:1	0x00000000	DIV SPI divider. Valid values: 0, 1, 2, 3 ... 32. Actual divide ratio is +1. 0x0 = divide by 1 0x1 = divide by 2 0x2 = divide by 3 0x3 = divide by 4 0x4 = divide by 5 ...			unsigned
	0	X	Undefined			

Table 14. BASIC PREVIEW REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x2070	**31:0**	**0x0001001-C**	**PREVIEW_DIV_PRI_SENSOR (R/W)**			**unsigned**
	31:17	X	Undefined			
	16	0x00000001	REF_DIV Sensor 0 clock Reference Divider: 0x0 = divide by 1 0x1 = divide by 2			unsigned
	15:8	X	Undefined			
	7:0	0x0000001-C	DIV Sensor 0 divider. Valid values: 0, 1, 1.5, 2, 2.5 ... 63.5, 64. Actual divide ratio is +1. 0x0 = divide by 1 0x2 = divide by 2 0x3 = divide by 2.5 0x4 = divide by 3 0x5 = divide by 3.5 ... Input frequency must be lower or equal to 600MHz - use reference divider (ref_div field) if necessary. Format: u7.1			ufixed1
R0x2074	**31:0**	**0x0001001-C**	**PREVIEW_DIV_SEC_SENSOR (R/W)**			**unsigned**
	31:17	X	Undefined			
	16	0x00000001	REF_DIV Sensor 0 clock Reference Divider: 0x0 = divide by 1 0x1 = divide by 2			unsigned
	15:8	X	Undefined			
	7:0	0x0000001-C	DIV Sensor 0 divider. Valid values: 0, 1, 1.5, 2, 2.5 ... 63.5, 64. Actual divide ratio is +1. 0x0 = divide by 1 0x2 = divide by 2 0x3 = divide by 2.5 0x4 = divide by 3 0x5 = divide by 3.5 ... Input frequency must be lower or equal to 600MHz - use reference divider (ref_div field) if necessary. Format: u7.1			ufixed1
R0x2078	**31:0**	**0x00000000**	**PREVIEW_AE_MIN_ET (R/W)**			**unsigned**
	This field defines the minimum exposure time, the image is overexposed if this limit is hit. The exposure time is specified in us (microseconds).					

Table 15. BASIC SNAPSHOT REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x3000	**15:0**	**0x0000**	**SNAPSHOT_WIDTH (R/W)**			**unsigned**
	This register defines the context Snapshot output image width. The image width must never be set more than it is the maximum width of the image sensor. Note: If during startup or sensor switch this register is 0, it will be automatically modified to max. sensor width. Note: writing to this register may cause format_update.					

Table 15. BASIC SNAPSHOT REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="2">R0x3002</td><td>15:0</td><td>0x0000</td><td>SNAPSHOT_HEIGHT (R/W)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">This register defines the context Snapshot output image height. The image height must never be set more than it is the maximum height of the image sensor.
Note: If during startup or sensor switch this register is 0, it will be automatically modified to max. sensor height.
Note: writing to this register may cause format_update.</td></tr>
<tr><td rowspan="2">R0x3004</td><td>15:0</td><td>0x0000</td><td>SNAPSHOT_ROI_X0 (R/W)</td><td></td><td></td><td>fixed14</td></tr>
<tr><td colspan="6">Sensor capture region of interest -- x start coordinate, relative to sensor pattern, range 0.0 - 1.0.
Note: writing to this register may cause format_update.
Format: s1.14</td></tr>
<tr><td rowspan="2">R0x3006</td><td>15:0</td><td>0x0000</td><td>SNAPSHOT_ROI_Y0 (R/W)</td><td></td><td></td><td>fixed14</td></tr>
<tr><td colspan="6">Sensor capture region of interest -- max. y start coordinate, relative to sensor pattern, range 0.0 - 1.0. If the requested captured region will be smaller, ROI will be automatically clipped.
Note: writing to this register may cause format_update.
Format: s1.14</td></tr>
<tr><td rowspan="2">R0x3008</td><td>15:0</td><td>0x4000</td><td>SNAPSHOT_ROI_X1 (R/W)</td><td></td><td></td><td>fixed14</td></tr>
<tr><td colspan="6">Sensor capture region of interest -- y start coordinate, relative to sensor pattern, range 0.0 - 1.0.
Note: writing to this register may cause format_update.
Format: s1.14</td></tr>
<tr><td rowspan="2">R0x300A</td><td>15:0</td><td>0x4000</td><td>SNAPSHOT_ROI_Y1 (R/W)</td><td></td><td></td><td>fixed14</td></tr>
<tr><td colspan="6">Sensor capture region of interest -- max. y end coordinate, relative to sensor pattern, range 0.0 - 1.0. If the requested captured region will be smaller, ROI will be automatically clipped.
Note: writing to this register may cause format_update.
Format: s1.14</td></tr>
<tr><td rowspan="2">R0x300C</td><td>15:0</td><td>0x1000</td><td>SNAPSHOT_ASPECT_FACTOR (R/W)</td><td></td><td></td><td>ufixed12</td></tr>
<tr><td colspan="6">This register defines the context snapshot aspect factor.
Note: writing to this register may cause format_update.
Format: u4.12</td></tr>
</table>

Table 15. BASIC SNAPSHOT REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x300E	**15:0**	**0x00BB**	**SNAPSHOT_LOCK (R/W)**			**unsigned**
	15:12	X	Undefined			
	11	0x0000	LTM_LBZ 0x0 = LTM background luminance zones running. 0x1 = LTM background luminance zones frozen.			unsigned
	10	0x0000	SCRIPT_IPIPE 0x0 = ipipe scratchpad script running 0x1 = ipipe scratchpad script locked (frozen)			unsigned
	9	0x0000	SCRIPT_AUTO 0x0 = auto scratchpad script running 0x1 = auto scratchpad script locked (frozen)			unsigned
	8	0x0000	SCRIPT_CTRL 0x0 = control scratchpad script running 0x1 = control scratchpad script locked (frozen)			unsigned
	7	0x0001	ALC 0x0 = ALC and Auto-CLS correction active 0x1 = ALC and Auto-CLS correction locked (frozen)			unsigned
	6	0x0000	FACED 0x0 = Face detection running 0x1 = Face detection locked (frozen)			unsigned
	5	0x0001	FLICK 0x0 = Flicker detection running 0x1 = Flicker detection locked (frozen)			unsigned
	4	0x0001	FLARE 0x0 = Flare removal running 0x1 = Flare removal locked (frozen)			unsigned
	3	0x0001	ATM 0x0 = ATM running 0x1 = ATM locked (frozen)			unsigned
	2	0x0000	AF 0x0 = AF triggering allowed 0x1 = AF triggering locked (It is not allowed to enable bit when AF cycle is in progress)			unsigned
	1	0x0001	AE 0x0 = AE running 0x1 = AE locked (frozen)			unsigned
	0	0x0001	AWB 0x0 = AWB running 0x1 = AWB locked (frozen)			unsigned

Table 15. BASIC SNAPSHOT REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x3010	**15:0**	**0x0000**	**SNAPSHOT_ENABLE (R/W)**			**unsigned**
	15:11	X	Undefined			
	10	0x0000	TEXT This bit enables text to be visible on the output image. Note: writing to this field may cause format_update.			unsigned
	9	0x0000	SATR_MARK This bit enables saturation region marking to be visible on the output image. Note: writing to this field may cause format_update.			unsigned
	8	0x0000	RECTANGLE This bit enables rectangles to be visible on the output image. Note: writing to this field may cause format_update.			unsigned
	7	X	Undefined			
	6	0x0000	SMILE 0x0 = Smile detection disabled 0x1 = Smile detection enabled Note: writing to this field may cause format_update.			unsigned
	5	0x0000	FACEP 0x0 = Face parts detection disabled 0x1 = Face parts detection enabled Note: writing to this field may cause format_update.			unsigned
	4	0x0000	FACED 0x0 = Face detection disabled 0x1 = Face detection enabled Note: writing to this field may cause format_update.			unsigned
	3:0	X	Undefined			

Table 15. BASIC SNAPSHOT REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x3012	**15:0**	**0x0002**	**SNAPSHOT_OUT_FMT (R/W)**			**unsigned**
	15:14	X	Undefined			
	13	0x0000	IPIPE_BYPASS This field enables ipipe bypass.			unsigned
	12	0x0000	SS This field controls the output of the status structure: 0x0 = status structure not sent 0x1 = status structure sent out Note: writing to this field may cause format_update.			unsigned
	11	X	Undefined			
	10	0x0000	ST_EN This field enables JPEG speed tags.			unsigned
	9:8	0x0000	IIS This field controls the output of the secondary image stream: 0x0 = no interleaved image sent out 0x1 = preview image sent out 0x2 = video image sent out 0x3 = bubble image sent out Note: writing to this field may cause format_update.			unsigned
	7:4	0x0000	FT This field defines the output format type: b0000 = JPEG 422 b0001 = JPEG 420 b0011 = YUV b0100 = RGB b0101 = YUV (JFIF color space) b10xx = RAW with selected alignment b11xx = DNG with selected alignment RAW/DNG alignments: b00 = 8bit b01 = 10bit b10 = 12bit b11 = 16bit Note: writing to this field may cause format_update.			unsigned
	3:0	0x0002	FST This field controls the output subtype. If format type is set to JPEG mode this field defines the following format subtypes: bx00 = Scan only bx01 = JFIF bx10 = EXIF b1xx = rotate enable If format type is set to RGB mode this field defines the following format subtypes: 0x0 = 888 RGB 0x1 = 565 RGB 0x2 = 555M RGB 0x3 = 555L RGB If format type is set to YUV mode this field defines the following format subtypes: 0x0 = 422 YUV 0x1 = 420 YUV 0x2 = 400 YUV If format type is set to RAW or DNG mode this field defines the following format subtypes: 0x0 = sensor RAW/DNG 0x1 = capture RAW/DNG 0x2 = cp RAW/DNG 0x3 = bpc RAW/DNG 0x4 = curve RAW/DNG 0x5 = cconv RAW/DNG Note: writing to this field may cause format_update.			unsigned

Table 15. BASIC SNAPSHOT REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x3014	**15:0**	**0x0000**	**SNAPSHOT_SENSOR_MODE (R/W)**			**unsigned**
	15:14	X	Undefined			
	13:12	0x0000	CROP_CTRL Depending on output image aspect ratio and zoom factor configuration there may be only part of image sensor array needed to generate output image. This field controls where ROI will be cropped. Actual effect might vary from sensor to sensor, but in general: 0x0 = Crop image on the sensor. Saves the most power (on sensor and AP1302) and/or improves FPS. Statistics cannot be captured on cropped image data so auto-functions cannot use it. 0x1 = Crop image at the front of AP1302 image pipe. ROI from the sensor remains as set by context *_roi_x0/y0/x1/y1. Saves power only on AP1302. Might improve FPS if AP1302 processing is a bottleneck. Statistics cannot be captured on cropped image data so auto-functions cannot use it. 0x2 = Crop image at the end of AP1302 image pipe on the input to resample (scaler). ROI from the sensor and throughout the image pipe remains as set by context *_roi_x0/y0/x1/y1. Statistics can be captured on image data beyond outputted image and auto-functions can use it. 0x3 = Crop image at the end of AP1302 image pipe on the output of resample (scaler). For debug purpose only.			unsigned
	11:9	X	Undefined			
	8	0x0000	SYNC_FIFO_BIN_Y This field controls the Y binning at the beginning of the image pipe (digital).			unsigned
	7	0x0000	SYNC_FIFO_BIN_X This field controls the X binning at the beginning of the image pipe (digital).			unsigned
	6:4	X	Undefined			
	3:0	0x0000	SENSOR_MODE This field controls the sensor readout mode. The exact meaning of this register may vary depending on sensor and AP1302 firmware release. As a rule of thumb, mode 0 typically means native readout. Increasing the value typically enables higher FPS and/or lower power readout modes (binning, scaling, sub-sampling, DPCM). This field does not affect the AP1302 output size - input image from sensor is scaled accordingly to maintain the output size. To change the output size see snapshot_width / snapshot_height.			unsigned
R0x3016	**15:0**	**0x303F**	**SNAPSHOT_MIPI_CTRL (R/W)**			**unsigned**
	15:14	0x0000	SS_VC This field specifies the MIPI virtual channel ID for snapshot status structure packets.			unsigned
	13:8	0x0030	SS_TYPE This field specifies the MIPI data type for snapshot status structure packets.			unsigned
	7:6	0x0000	IMG_VC This field specifies the MIPI virtual channel ID for snapshot image data packets.			unsigned
	5:0	0x003F	IMG_TYPE This field specifies the MIPI data type for snapshot image data packets. If this field is set to 0x3F, the data type is selected automatically according to snapshot output format set in SNAPSHOT_OUT_FMT[ft] and SNAPSHOT_OUT_FMT[fst]: YUV = 0x1E RGB565 = 0x22 RGB555 = 0x21 RGB444 = 0x20 RGB332 = 0x2A			unsigned

Table 15. BASIC SNAPSHOT REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x3018	**15:0**	**0x007F**	**SNAPSHOT_MIPI_II_CTRL (R/W)**			**unsigned**
	15:8	X	Undefined			
	7:6	0x0001	II_ID This field specifies the MIPI virtual channel ID for the secondary image stream packets when snapshot_hinf_ctrl[mipi_mode] is selected.			unsigned
	5:0	0x003F	II_TYPE This field specifies the MIPI data type for the secondary image stream packets when snapshot_hinf_ctrl[mipi_mode] is selected.			unsigned
R0x301A	**15:0**	**0x0000**	**SNAPSHOT_MIPI_T_HS_EXIT (R/W)**			**ufixed4**
	This register control the minimum time (in us) between MIPI packets (t_hs_exit) on host interface. Format: u12.4					
R0x301C	**31:0**	**0x00000000**	**SNAPSHOT_LINE_TIME (R/W)**			**ufixed16**
	This register defines the line time that is requested from the sensor driver. If zero, automatic calculation is used. Note that sensor driver can still increase the number. Actual applied value can be seen in sensor_line_time register in info page. This register is formatted as fixed point in us (microseconds). Format: u16.16					
R0x3020	**15:0**	**0x1E00**	**SNAPSHOT_MAX_FPS (R/W)**			**ufixed8**
	This field defines the maximum frame rate that the sensor should be operated on. Also see frame_period register. Format: u8.8					
R0x3022	**15:0**	**0x0800**	**SNAPSHOT_AE_USG (R/W)**			**ufixed8**
	This register defines the upper sensor gain value. The auto exposure algorithm will not use sensor analog gains higher than this value. Format: u8.8					
R0x3024	**31:0**	**0x000101D0**	**SNAPSHOT_AE_UPPER_ET (R/W)**			**unsigned**
	This field defines the upper exposure time. If the EV determined by the auto exposure algorithm requires an exposure time greater than defined by this field, the sensor analog gain is used to compensate for the proper exposure and the exposure time is frozen. The exposure time is specified in us (microseconds).					
R0x3028	**31:0**	**0x00020788**	**SNAPSHOT_AE_MAX_ET (R/W)**			**unsigned**
	This field defines the maximum exposure time. If the EV determined by the auto exposure algorithm demands the exposure time to be greater than defined by CNx_AE_UPPER_ET and the gain to be greater than CNx_AE_USG registers, the sensor gain is frozen and the exposure time is extended to the limit defined by this field. The exposure time is specified in us (microseconds).					
R0x302C	**15:0**	**0x03F7**	**SNAPSHOT_SS (R/W)**			**unsigned**
	15:10	X	Undefined			
	9	0x0001	ADDR_E If set, address(es) of the included fields will be included in status structure.			unsigned
	8	0x0001	RECORD_HEAD_E If set, record head(s) will be included in status structure.			unsigned
	7	0x0001	STATUS_E If set, status field will be included in status structure.			unsigned
	6	0x0001	SIZE_E If set, size field will be included in status structure.			unsigned
	5	0x0001	EOSS If set, EOSS marker will be included in status structure.			unsigned
	4	0x0001	SOSS If set, SOSS marker will be included in status structure.			unsigned
	3:0	0x0007	ENABLE This field defines which data will be included in status structure.			unsigned

Table 15. BASIC SNAPSHOT REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x302E	**15:0**	**0x0000**	**SNAPSHOT_HINF_CTRL (R/W)**			**unsigned**
	15:9	X	Undefined			
	8	0x0000	YUV420_FIX_PAC_LEN As required by MIPI standard in YUV420 mode odd packets contain only YY data and even packets contain UYVY data. That means that packets are of different sizes. If this bit is set and spoof mode is enabled then YUV420 MIPI packets will be of equal size (average, or as specified in *_hinf_spoof_width).			unsigned
	7	0x0000	Reserved			
	6	0x0000	Reserved			
	5	0x0000	MIPI_CONT_CLK This bit defines MIPI interface continuous clock: 0x0 = Disable MIPI continuous clock 0x1 = Enable MIPI continuous clock			unsigned
	4	0x0000	SPOOF This bit defines host interface timing mode: 0x0 = Continuous mode 0x1 = Spoof mode			unsigned
	3	0x0000	MIPI_MODE This bit selects MIPI mode: 0x0 = BT656-like (all streams are on the same Virtual Chanel ID) 0x1 = Using VCID (secondary image and status structure use it's own IDs)			unsigned
	2:0	0x0000	MIPI This bit defines MIPI host interface enable: 0x0 = parallel host interface used 0x1 = 1 data lane MIPI host interface used 0x2 = 2 data lanes MIPI host interface used 0x3 = 3 data lanes MIPI host interface used 0x4 = 4 data lanes MIPI host interface used			unsigned
R0x3030	**15:0**	**0x0000**	**SNAPSHOT_HINF_SPOOF_W (R/W)**			**unsigned**
			This register specifies padding/spoof frame width in bytes. If HINF_CTRL[spoof] register is not set, this register should be set to 0. If HINF_CTRL[spoof] register is set, this register defines the spoof line width in bytes. If set to 0, spoof line width will be automatically set relatively to SNAPSHOT_WIDTH (3*SNAPSHOT_WIDTH for RGB888, 2048 for JPEG or 2*SNAPSHOT_WIDTH for the rest). This register must always be multiple of 2.			
R0x3032	**15:0**	**0x0000**	**SNAPSHOT_HINF_SPOOF_H (R/W)**			**unsigned**
			This register specifies padding/spoof frame width in bytes. If HINF_CTRL[spoof] register is not set, this register should be set to 0. If HINF_CTRL[spoof] register is set, this register defines the spoof height. If set to 0, spoof height will match the amount of data sent in this frame. If status structure is enabled it will be aligned to the end of the spoof frame and appropriate number of padding bytes will be inserted between image data/header/footer and status structure.			
R0x3034	**15:0**	**0x0000**	**SNAPSHOT_HINF_CUT (R/W)**			**unsigned**
			This register defines the amount of data in bytes to be cut from the end of the main stream. This can be used when status structure needs to be incorporated into the frame data because of host limitations.			

Table 15. BASIC SNAPSHOT REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x3054	**31:0**	**0x0001003-A**	**SNAPSHOT_DIV_CPU (R/W)**			**unsigned**
	31:18	X	Undefined			
	17:16	0x00000001	SWITCH CPU clock source select: 0x0 = bypass 0x1 = PLL0 0x2 = reserved 0x3 = PLL1			unsigned
	15:8	X	Undefined			
	7:0	0x0000003-A	DIV CPU divider. Valid values: 0, 1, 1.5, 2, 2.5 ... 31.5, 32. Actual divide ratio is +1. 0x0 = divide by 1 0x2 = divide by 2 0x3 = divide by 2.5 0x4 = divide by 3 0x5 = divide by 3.5 ... Format: u7.1			ufixed1
R0x3058	**31:0**	**0x0001003-A**	**SNAPSHOT_DIV_IPIPE (R/W)**			**unsigned**
	31:18	X	Undefined			
	17:16	0x00000001	SWITCH IPIPE clock source select: 0x0 = bypass 0x1 = PLL0 0x2 = reserved 0x3 = PLL1			unsigned
	15:8	X	Undefined			
	7:0	0x0000003-A	DIV IPIPE divider. Valid values: 0, 1, 1.5, 2, 2.5 ... 31.5, 32. Actual divide ratio is +1. 0x0 = divide by 1 0x2 = divide by 2 0x3 = divide by 2.5 0x4 = divide by 3 0x5 = divide by 3.5 ... Format: u7.1			ufixed1

Table 15. BASIC SNAPSHOT REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x305C	**31:0**	**0x0001001-C**	**SNAPSHOT_DIV_SINF (R/W)**			**unsigned**
	31:18	X	Undefined			
	17:16	0x00000001	SWITCH SINF clock source select: 0x0 = bypass 0x1 = PLL0 0x2 = reserved 0x3 = PLL1			unsigned
	15:8	X	Undefined			
	7:0	0x0000001-C	DIV SINF divider. Valid values: 0, 1, 1.5, 2, 2.5 ... 31.5, 32. Actual divide ratio is +1. 0x0 = divide by 1 0x2 = divide by 2 0x3 = divide by 2.5 0x4 = divide by 3 0x5 = divide by 3.5 ... Format: u7.1			ufixed1
R0x3060	**31:0**	**0x0001001-C**	**SNAPSHOT_DIV_HINF (R/W)**			**unsigned**
	31:18	X	Undefined			
	17:16	0x00000001	SWITCH HINF clock source select: 0x0 = bypass 0x1 = PLL0 0x2 = reserved 0x3 = PLL1			unsigned
	15:8	X	Undefined			
	7:0	0x0000001-C	DIV HINF divider. Valid values: 0, 1, 1.5, 2, 2.5 ... 31.5, 32. Actual divide ratio is +1. 0x0 = divide by 1 0x2 = divide by 2 0x3 = divide by 2.5 0x4 = divide by 3 0x5 = divide by 3.5 ... Format: u7.1			ufixed1

Table 15. BASIC SNAPSHOT REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x3068	**31:0**	**0x0001001-C**	**SNAPSHOT_DIV_HINF_MIPI (R/W)**			**unsigned**
	31:18	X	Undefined			
	17:16	0x00000001	SWITCH HINF MIPI clock source select: 0x0 = bypass 0x1 = reserved 0x2 = reserved 0x3 = PLL1			unsigned
	15:8	X	Undefined			
	7:0	0x0000001-C	DIV HINF MIPI divider. Valid values: 0, 1, 1.5, 2, 2.5 ... 31.5, 32. Actual divide ratio is +1. 0x0 = divide by 1 0x2 = divide by 2 0x3 = divide by 2.5 0x4 = divide by 3 0x5 = divide by 3.5 ... Format: u7.1			ufixed1
R0x306C	**31:0**	**0x0001003-A**	**SNAPSHOT_DIV_IP (R/W)**			**unsigned**
	31:18	X	Undefined			
	17:16	0x00000001	SWITCH IP clock source select: 0x0 = bypass 0x1 = PLL0 0x2 = reserved 0x3 = PLL1			unsigned
	15:8	X	Undefined			
	7:0	0x0000003-A	DIV IP divider. Valid values: 0, 1, 1.5, 2, 2.5 ... 31.5, 32. Actual divide ratio is +1. 0x0 = divide by 1 0x2 = divide by 2 0x3 = divide by 2.5 0x4 = divide by 3 0x5 = divide by 3.5 ... Format: u7.1			ufixed1
R0x3070	**31:0**	**0x00000000**	**SNAPSHOT_DIV_SPI (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:1	0x00000000	DIV SPI divider. Valid values: 0, 1, 2, 3 ... 32. Actual divide ratio is +1. 0x0 = divide by 1 0x1 = divide by 2 0x2 = divide by 3 0x3 = divide by 4 0x4 = divide by 5 ...			unsigned
	0	X	Undefined			

Table 15. BASIC SNAPSHOT REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x3074	**31:0**	**0x0001001-C**	**SNAPSHOT_DIV_PRI_SENSOR (R/W)**			**unsigned**
	31:17	X	Undefined			
	16	0x00000001	REF_DIV Sensor 0 clock Reference Divider: 0x0 = divide by 1 0x1 = divide by 2			unsigned
	15:8	X	Undefined			
	7:0	0x0000001-C	DIV Sensor 0 divider. Valid values: 0, 1, 1.5, 2, 2.5 ... 63.5, 64. Actual divide ratio is +1. 0x0 = divide by 1 0x2 = divide by 2 0x3 = divide by 2.5 0x4 = divide by 3 0x5 = divide by 3.5 ... Input frequency must be lower or equal to 600MHz - use reference divider (ref_div field) if necessary. Format: u7.1			ufixed1
R0x3078	**31:0**	**0x0001001-C**	**SNAPSHOT_DIV_SEC_SENSOR (R/W)**			**unsigned**
	31:17	X	Undefined			
	16	0x00000001	REF_DIV Sensor 0 clock Reference Divider: 0x0 = divide by 1 0x1 = divide by 2			unsigned
	15:8	X	Undefined			
	7:0	0x0000001-C	DIV Sensor 0 divider. Valid values: 0, 1, 1.5, 2, 2.5 ... 63.5, 64. Actual divide ratio is +1. 0x0 = divide by 1 0x2 = divide by 2 0x3 = divide by 2.5 0x4 = divide by 3 0x5 = divide by 3.5 ... Input frequency must be lower or equal to 600MHz - use reference divider (ref_div field) if necessary. Format: u7.1			ufixed1
R0x307C	**31:0**	**0x00000000**	**SNAPSHOT_AE_MIN_ET (R/W)**			**unsigned**
			This field defines the minimum exposure time, the image is overexposed if this limit is hit. The exposure time is specified in us (microseconds).			

Table 16. BASIC VIDEO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x4000	**15:0**	**0x0780**	**VIDEO_WIDTH (R/W)**			**unsigned**
			This register defines the context video output image width. The image width must never be set more than it is the maximum width of the image sensor. Note: writing to this register may cause format_update.			
R0x4002	**15:0**	**0x0438**	**VIDEO_HEIGHT (R/W)**			**unsigned**
			This register defines the context video output image height. The image height must never be set more than it is the maximum height of the image sensor. Note: writing to this register may cause format_update.			

Table 16. BASIC VIDEO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x4004	15:0	0x0000	VIDEO_ROI_X0 (R/W)			fixed14
	Sensor capture region of interest -- x start coordinate, relative to sensor pattern, range 0.0 - 1.0. Note: writing to this register may cause format_update. Format: s1.14					
R0x4006	15:0	0x0000	VIDEO_ROI_Y0 (R/W)			fixed14
	Sensor capture region of interest -- max. y start coordinate, relative to sensor pattern, range 0.0 - 1.0. If the requested captured region will be smaller, ROI will be automatically clipped. Note: writing to this register may cause format_update. Format: s1.14					
R0x4008	15:0	0x4000	VIDEO_ROI_X1 (R/W)			fixed14
	Sensor capture region of interest -- x end coordinate, relative to sensor pattern, range 0.0 - 1.0. Note: writing to this register may cause format_update. Format: s1.14					
R0x400A	15:0	0x4000	VIDEO_ROI_Y1 (R/W)			fixed14
	Sensor capture region of interest -- max. y end coordinate, relative to sensor pattern, range 0.0 - 1.0. If the requested captured region will be smaller, ROI will be automatically clipped. Note: writing to this register may cause format_update. Format: s1.14					
R0x400C	15:0	0x1000	VIDEO_ASPECT_FACTOR (R/W)			ufixed12
	This register defines the context video aspect factor. Note: writing to this register may cause format_update. Format: u4.12					

Table 16. BASIC VIDEO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x400E	**15:0**	**0x0000**	**VIDEO_LOCK (R/W)**			**unsigned**
	15:12	X	Undefined			
	11	0x0000	LTM_LBZ 0x0 = LTM background luminance zones running. 0x1 = LTM background luminance zones frozen.			unsigned
	10	0x0000	SCRIPT_IPIPE 0x0 = ipipe scratchpad script running 0x1 = ipipe scratchpad script locked (frozen)			unsigned
	9	0x0000	SCRIPT_AUTO 0x0 = auto scratchpad script running 0x1 = auto scratchpad script locked (frozen)			unsigned
	8	0x0000	SCRIPT_CTRL 0x0 = control scratchpad script running 0x1 = control scratchpad script locked (frozen)			unsigned
	7	0x0000	ALC 0x0 = ALC and Auto-CLS correction active 0x1 = ALC and Auto-CLS correction locked (frozen)			unsigned
	6	0x0000	FACED 0x0 = Face detection running 0x1 = Face detection locked (frozen)			unsigned
	5	0x0000	FLICK 0x0 = Flicker detection running 0x1 = Flicker detection locked (frozen)			unsigned
	4	0x0000	FLARE 0x0 = Flare removal running 0x1 = Flare removal locked (frozen)			unsigned
	3	0x0000	ATM 0x0 = ATM running 0x1 = ATM locked (frozen)			unsigned
	2	0x0000	AF 0x0 = AF triggering allowed 0x1 = AF triggering locked (It is not allowed to enable bit when AF cycle is in progress)			unsigned
	1	0x0000	AE 0x0 = AE running 0x1 = AE locked (frozen)			unsigned
	0	0x0000	AWB 0x0 = AWB running 0x1 = AWB locked (frozen)			unsigned

Table 16. BASIC VIDEO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x4010	**15:0**	**0x0000**	**VIDEO_ENABLE (R/W)**			**unsigned**
	15:11	X	Undefined			
	10	0x0000	TEXT This bit enables text to be visible on the output image. Note: writing to this field may cause format_update.			unsigned
	9	0x0000	SATR_MARK This bit enables saturation region marking to be visible on the output image. Note: writing to this field may cause format_update.			unsigned
	8	0x0000	RECTANGLE This bit enables rectangles to be visible on the output image. Note: writing to this field may cause format_update.			unsigned
	7	X	Undefined			
	6	0x0000	SMILE 0x0 = Smile detection disabled 0x1 = Smile detection enabled Note: writing to this field may cause format_update.			unsigned
	5	0x0000	FACEP 0x0 = Face parts detection disabled 0x1 = Face parts detection enabled Note: writing to this field may cause format_update.			unsigned
	4	0x0000	FACED 0x0 = Face detection disabled 0x1 = Face detection enabled Note: writing to this field may cause format_update.			unsigned
	3:0	X	Undefined			

Table 16. BASIC VIDEO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x4012	**15:0**	**0x1050**	**VIDEO_OUT_FMT (R/W)**			**unsigned**
	15:14	X	Undefined			
	13	0x0000	IPIPE_BYPASS This field enables ipipe bypass.			unsigned
	12	0x0001	SS This field controls the output of the status structure: 0x0 = status structure not sent 0x1 = status structure sent out Note: writing to this field may cause format_update.			unsigned
	11	X	Undefined			
	10	0x0000	ST_EN This field enables JPEG speed tags.			unsigned
	9:8	0x0000	IIS This field controls the output of the secondary image stream: 0x0 = no interleaved image sent out 0x1 = preview image sent out 0x2 = reserved 0x3 = bubble image sent out Note: writing to this field may cause format_update.			unsigned
	7:4	0x0005	FT This field defines the output format type: b0000 = JPEG 422 b0001 = JPEG 420 b0011 = YUV b0100 = RGB b0101 = YUV (JFIF color space) b10xx = RAW with selected alignment b11xx = DNG with selected alignment RAW/DNG alignments: b00 = 8bit b01 = 10bit b10 = 12bit b11 = 16bit Note: writing to this field may cause format_update.			unsigned
	3:0	0x0000	FST This field controls the output subtype. If format type is set to JPEG mode this field defines the following format subtypes: bx00 = Scan only bx01 = JFIF bx10 = EXIF b1xx = rotate enable If format type is set to RGB mode this field defines the following format subtypes: 0x0 = 888 RGB 0x1 = 565 RGB 0x2 = 555M RGB 0x3 = 555L RGB If format type is set to YUV mode this field defines the following format subtypes: 0x0 = 422 YUV 0x1 = 420 YUV 0x2 = 400 YUV If format type is set to RAW or DNG mode this field defines the following format subtypes: 0x0 = sensor RAW/DNG 0x1 = capture RAW/DNG 0x2 = cp RAW/DNG 0x3 = bpc RAW/DNG 0x4 = curve RAW/DNG 0x5 = cconv RAW/DNG Note: writing to this field may cause format_update.			unsigned

Table 16. BASIC VIDEO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x4014	**15:0**	**0x0001**	**VIDEO_SENSOR_MODE (R/W)**			**unsigned**
	15:14	X	Undefined			
	13:12	0x0000	CROP_CTRL Depending on output image aspect ratio and zoom factor configuration there may be only part of image sensor array needed to generate output image. This field controls where ROI will be cropped. Actual effect might vary from sensor to sensor, but in general: 0x0 = Crop image on the sensor. Saves the most power (on sensor and AP1302) and/or improves FPS. Statistics cannot be captured on cropped image data so auto-functions cannot use it. 0x1 = Crop image at the front of AP1302 image pipe. ROI from the sensor remains as set by context *_roi_x0/y0/x1/y1. Saves power only on AP1302. Might improve FPS if AP1302 processing is a bottleneck. Statistics cannot be captured on cropped image data so auto-functions cannot use it. 0x2 = Crop image at the end of AP1302 image pipe on the input to resample (scaler). ROI from the sensor and throughout the image pipe remains as set by context *_roi_x0/y0/x1/y1. Statistics can be captured on image data beyond outputted image and auto-functions can use it. 0x3 = Crop image at the end of AP1302 image pipe on the output of resample (scaler). For debug purpose only.			unsigned
	11:9	X	Undefined			
	8	0x0000	SYNC_FIFO_BIN_Y This field controls the Y binning at the beginning of the image pipe (digital).			unsigned
	7	0x0000	SYNC_FIFO_BIN_X This field controls the X binning at the beginning of the image pipe (digital).			unsigned
	6:4	X	Undefined			
	3:0	0x0001	SENSOR_MODE This field controls the sensor readout mode. The exact meaning of this register may vary depending on sensor and AP1302 firmware release. As a rule of thumb, mode 0 typically means native readout. Increasing the value typically enables higher FPS and/or lower power readout modes (binning, scaling, sub-sampling, DPCM). This field does not affect the AP1302 output size - input image from sensor is scaled accordingly to maintain the output size. To change the output size see video_width / video_height.			unsigned
R0x4016	**15:0**	**0x303F**	**VIDEO_MIPI_CTRL (R/W)**			**unsigned**
	15:14	0x0000	SS_VC This field specifies the MIPI virtual channel ID for video status structure packets.			unsigned
	13:8	0x0030	SS_TYPE This field specifies the MIPI data type for video status structure packets.			unsigned
	7:6	0x0000	IMG_VC This field specifies the MIPI virtual channel ID for video image data packets.			unsigned
	5:0	0x003F	IMG_TYPE This field specifies the MIPI data type for video image data packets. If this field is set to 0x3F, the data type is selected automatically according to video output format set in VIDEO_OUT_FMT[ft] and VIDEO_OUT_FMT[fst]: YUV = 0x1E RGB565 = 0x22 RGB555 = 0x21 RGB444 = 0x20 RGB332 = 0x2A			unsigned

Table 16. BASIC VIDEO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x4018	**15:0**	**0x007F**	**VIDEO_MIPI_II_CTRL (R/W)**			**unsigned**
	15:8	X	Undefined			
	7:6	0x0001	II_ID This field specifies the MIPI virtual channel ID for the secondary image stream packets when video_hinf_ctrl[mipi_mode] is selected.			unsigned
	5:0	0x003F	II_TYPE This field specifies the MIPI data type for the secondary image stream packets when video_hinf_ctrl[mipi_mode] is selected.			unsigned
R0x401A	**15:0**	**0x0000**	**VIDEO_MIPI_T_HS_EXIT (R/W)**			**ufixed4**
	This register control the minimum time (in us) between MIPI packets (t_hs_exit) on host interface. Format: u12.4					
R0x401C	**31:0**	**0x00000000**	**VIDEO_LINE_TIME (R/W)**			**ufixed16**
	This register defines the line time that is requested from the sensor driver. If zero, automatic calculation is used. Note that sensor driver can still increase the number. Actual applied value can be seen in sensor_line_time register in info page. This register is formatted as fixed point in us (microseconds). Format: u16.16					
R0x4020	**15:0**	**0x1E00**	**VIDEO_MAX_FPS (R/W)**			**ufixed8**
	This field defines the maximum frame rate that the sensor should be operated on. Also see frame_period register. Format: u8.8					
R0x4022	**15:0**	**0x0800**	**VIDEO_AE_USG (R/W)**			**ufixed8**
	This register defines the upper sensor gain value. The auto exposure algorithm will not use sensor analog gains higher than this value. Format: u8.8					
R0x4024	**31:0**	**0x00007530**	**VIDEO_AE_UPPER_ET (R/W)**			**unsigned**
	This field defines the upper exposure time. If the EV determined by the auto exposure algorithm requires an exposure time greater than defined by this field, the sensor analog gain is used to compensate for the proper exposure and the exposure time is frozen. The exposure time is specified in us (microseconds).					
R0x4028	**31:0**	**0x00007530**	**VIDEO_AE_MAX_ET (R/W)**			**unsigned**
	This field defines the maximum exposure time. If the EV determined by the auto exposure algorithm demands the exposure time to be greater than defined by CNx_AE_UPPER_ET and the gain to be greater than CNx_AE_USG registers, the sensor gain is frozen and the exposure time is extended to the limit defined by this field. The exposure time is specified in us (microseconds).					
R0x402C	**15:0**	**0x03F7**	**VIDEO_SS (R/W)**			**unsigned**
	15:10	X	Undefined			
	9	0x0001	ADDR_E If set, address(es) of the included fields will be included in status structure.			unsigned
	8	0x0001	RECORD_HEAD_E If set, record head(s) will be included in status structure.			unsigned
	7	0x0001	STATUS_E If set, status field will be included in status structure.			unsigned
	6	0x0001	SIZE_E If set, size field will be included in status structure.			unsigned
	5	0x0001	EOSS If set, EOSS marker will be included in status structure.			unsigned
	4	0x0001	SOSS If set, SOSS marker will be included in status structure.			unsigned
	3:0	0x0007	ENABLE This field defines which data will be included in status structure.			unsigned

Table 16. BASIC VIDEO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x4030	**15:0**	**0x0000**	**VIDEO_HINF_CTRL (R/W)**			**unsigned**
	15:9	X	Undefined			
	8	0x0000	YUV420_FIX_PAC_LEN As required by MIPI standard in YUV420 mode odd packets contain only YY data and even packets contain UYVY data. That means that packets are of different sizes. If this bit is set and spoof mode is enabled then YUV420 MIPI packets will be of equal size (average, or as specified in *_hinf_spoof_width).			unsigned
	7:6	X	Undefined			
	5	0x0000	MIPI_CONT_CLK This bit defines MIPI interface continuous clock: 0x0 = Disable MIPI continuous clock 0x1 = Enable MIPI continuous clock			unsigned
	4	0x0000	SPOOF This bit defines host interface timing mode: 0x0 = Continuous mode 0x1 = Spoof mode			unsigned
	3	0x0000	MIPI_MODE This bit selects MIPI mode: 0x0 = BT656-like (all streams are on the same Virtual Chanel ID) 0x1 = Using VCID (secondary image and status structure use it's own IDs)			unsigned
	2:0	0x0000	MIPI This bit defines MIPI host interface enable: 0x0 = parallel host interface used 0x1 = 1 data lane MIPI host interface used 0x2 = 2 data lanes MIPI host interface used 0x3 = 3 data lanes MIPI host interface used 0x4 = 4 data lanes MIPI host interface used			unsigned
R0x4032	**15:0**	**0x0000**	**VIDEO_HINF_SPOOF_W (R/W)**			**unsigned**
			This register specifies padding/spoof frame width in bytes. If HINF_CTRL[spoof] register is not set, this register should be set to 0. If HINF_CTRL[spoof] register is set, this register defines the spoof line width in bytes. If set to 0, spoof line width will be automatically set relatively to VIDEO_WIDTH (3*VIDEO_WIDTH for RGB888, 2048 for JPEG or 2*VIDEO_WIDTH for the rest). This register must always be multiple of 2.			
R0x4034	**15:0**	**0x0000**	**VIDEO_HINF_SPOOF_H (R/W)**			**unsigned**
			This register specifies padding/spoof frame width in bytes. If HINF_CTRL[spoof] register is not set, this register should be set to 0 If HINF_CTRL[spoof] register is set, this register defines the spoof height. If set to 0, spoof height will match the amount of data sent in this frame. If status structure is enabled it will be aligned to the end of the spoof frame and appropriate number of padding bytes will be inserted between image data/header/footer and status structure.			
R0x4036	**15:0**	**0x0000**	**VIDEO_HINF_CUT (R/W)**			**unsigned**
			This register defines the amount of data in bytes to be cut from the end of the main stream. This can be used when status structure needs to be incorporated into the frame data because of host limitations.			

Table 16. BASIC VIDEO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x4050	**31:0**	**0x0001003-A**	**VIDEO_DIV_CPU (R/W)**			**unsigned**
	31:18	X	Undefined			
	17:16	0x00000001	SWITCH CPU clock source select: 0x0 = bypass 0x1 = PLL0 0x2 = reserved 0x3 = PLL1			unsigned
	15:8	X	Undefined			
	7:0	0x0000003-A	DIV CPU divider. Valid values: 0, 1, 1.5, 2, 2.5 ... 31.5, 32. Actual divide ratio is +1. 0x0 = divide by 1 0x2 = divide by 2 0x3 = divide by 2.5 0x4 = divide by 3 0x5 = divide by 3.5 ... Format: u7.1			ufixed1
R0x4054	**31:0**	**0x0001003-A**	**VIDEO_DIV_IPIPE (R/W)**			**unsigned**
	31:18	X	Undefined			
	17:16	0x00000001	SWITCH IPIPE clock source select: 0x0 = bypass 0x1 = PLL0 0x2 = reserved 0x3 = PLL1			unsigned
	15:8	X	Undefined			
	7:0	0x0000003-A	DIV IPIPE divider. Valid values: 0, 1, 1.5, 2, 2.5 ... 31.5, 32. Actual di-vide ratio is +1. 0x0 = divide by 1 0x2 = divide by 2 0x3 = divide by 2.5 0x4 = divide by 3 0x5 = divide by 3.5 ... Format: u7.1			ufixed1

Table 16. BASIC VIDEO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x4058	**31:0**	**0x0001001-C**	**VIDEO_DIV_SINF (R/W)**			**unsigned**
	31:18	X	Undefined			
	17:16	0x00000001	SWITCH SINF clock source select: 0x0 = bypass 0x1 = PLL0 0x2 = reserved 0x3 = PLL1			unsigned
	15:8	X	Undefined			
	7:0	0x0000001-C	DIV SINF divider. Valid values: 0, 1, 1.5, 2, 2.5 ... 31.5, 32. Actual divide ratio is +1. 0x0 = divide by 1 0x2 = divide by 2 0x3 = divide by 2.5 0x4 = divide by 3 0x5 = divide by 3.5 ... Format: u7.1			ufixed1
R0x405C	**31:0**	**0x0001001-C**	**VIDEO_DIV_HINF (R/W)**			**unsigned**
	31:18	X	Undefined			
	17:16	0x00000001	SWITCH HINF clock source select: 0x0 = bypass 0x1 = PLL0 0x2 = reserved 0x3 = PLL1			unsigned
	15:8	X	Undefined			
	7:0	0x0000001-C	DIV HINF divider. Valid values: 0, 1, 1.5, 2, 2.5 ... 31.5, 32. Actual di-vide ratio is +1. 0x0 = divide by 1 0x2 = divide by 2 0x3 = divide by 2.5 0x4 = divide by 3 0x5 = divide by 3.5 ... Format: u7.1			ufixed1

Table 16. BASIC VIDEO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x4064	**31:0**	**0x0001001-C**	**VIDEO_DIV_HINF_MIPI (R/W)**			**unsigned**
	31:18	X	Undefined			
	17:16	0x00000001	SWITCH HINF MIPI clock source select: 0x0 = bypass 0x1 = reserved 0x2 = reserved 0x3 = PLL1			unsigned
	15:8	X	Undefined			
	7:0	0x0000001-C	DIV HINF MIPI divider. Valid values: 0, 1, 1.5, 2, 2.5 ... 31.5, 32. Actual divide ratio is +1. 0x0 = divide by 1 0x2 = divide by 2 0x3 = divide by 2.5 0x4 = divide by 3 0x5 = divide by 3.5 ... Format: u7.1			ufixed1
R0x4068	**31:0**	**0x0001003-A**	**VIDEO_DIV_IP (R/W)**			**unsigned**
	31:18	X	Undefined			
	17:16	0x00000001	SWITCH IP clock source select: 0x0 = bypass 0x1 = PLL0 0x2 = reserved 0x3 = PLL1			unsigned
	15:8	X	Undefined			
	7:0	0x0000003-A	DIV IP divider. Valid values: 0, 1, 1.5, 2, 2.5 ... 31.5, 32. Actual divide ratio is +1. 0x0 = divide by 1 0x2 = divide by 2 0x3 = divide by 2.5 0x4 = divide by 3 0x5 = divide by 3.5 ... Format: u7.1			ufixed1
R0x406C	**31:0**	**0x00000000**	**VIDEO_DIV_SPI (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:1	0x00000000	DIV SPI divider. Valid values: 0, 1, 2, 3 ... 32. Actual divide ratio is +1. 0x0 = divide by 1 0x1 = divide by 2 0x2 = divide by 3 0x3 = divide by 4 0x4 = divide by 5 ...			unsigned
	0	X	Undefined			

Table 16. BASIC VIDEO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x4070	**31:0**	**0x0001001-C**	**VIDEO_DIV_PRI_SENSOR (R/W)**			**unsigned**
	31:17	X	Undefined			
	16	0x00000001	REF_DIV Sensor 0 clock Reference Divider: 0x0 = divide by 1 0x1 = divide by 2			unsigned
	15:8	X	Undefined			
	7:0	0x0000001-C	DIV Sensor 0 divider. Valid values: 0, 1, 1.5, 2, 2.5 ... 63.5, 64. Actual divide ratio is +1. 0x0 = divide by 1 0x2 = divide by 2 0x3 = divide by 2.5 0x4 = divide by 3 0x5 = divide by 3.5 ... Input frequency must be lower or equal to 600MHz - use reference divider (ref_div field) if necessary. Format: u7.1			ufixed1
R0x4074	**31:0**	**0x0001001-C**	**VIDEO_DIV_SEC_SENSOR (R/W)**			**unsigned**
	31:17	X	Undefined			
	16	0x00000001	REF_DIV Sensor 0 clock Reference Divider: 0x0 = divide by 1 0x1 = divide by 2			unsigned
	15:8	X	Undefined			
	7:0	0x0000001-C	DIV Sensor 0 divider. Valid values: 0, 1, 1.5, 2, 2.5 ... 63.5, 64. Actual divide ratio is +1. 0x0 = divide by 1 0x2 = divide by 2 0x3 = divide by 2.5 0x4 = divide by 3 0x5 = divide by 3.5 ... Input frequency must be lower or equal to 600MHz - use reference divider (ref_div field) if necessary. Format: u7.1			ufixed1
R0x4078	**31:0**	**0x00000000**	**VIDEO_AE_MIN_ET (R/W)**			**unsigned**
	This field defines the minimum exposure time, the image is overexposed if this limit is hit. The exposure time is specified in us (microseconds).					

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x1000	**15:0**	**0x0000**	**CTRL (R/W)**			**unsigned**
	15:14	X	Undefined			
	13	0x0000	UPDATE When set this will force updating of format related register, that require 'format' synchronization. This bit is automatically cleared. Note: writing to this field will cause format_update.			unsigned
	12:9	X	Undefined			
	8	0x0000	TFT 0x0 = Idle 0x1 = Touch Focus Trigger			unsigned
	7:2	X	Undefined			
	1:0	0x0000	CNTX This bit selects the current context: 0x0 = Preview 0x1 = Snapshot 0x2 = Video Note: writing to this field may cause format_update.			unsigned

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x1008	**31:0**	**0x0001FFD-F**	**ENABLE (R/W)**			**unsigned**
	31:17	X	Undefined			
	16	0x00000001	DESAT_PM 0x0 = Desaturate is disabled 0x1 = Desaturate is enabled			unsigned
	15	0x00000001	DESAT_UV 0x0 = Desaturate is disabled 0x1 = Desaturate is enabled			unsigned
	14	0x00000001	SHY 0x0 = DENSH sharpening is disabled 0x1 = DENSH sharpening is running			unsigned
	13	0x00000001	SHPM 0x0 = PM sharpening is disabled 0x1 = PM sharpening is running			unsigned
	12	0x00000001	DENUV_IIR 0x0 = IIR Chrominance DENSH denoise is disabled 0x1 = IIR Chrominance DENSH denoise is enabled			unsigned
	11	0x00000001	DENUV_FIR 0x0 = FIR Chrominance DENSH denoise is disabled 0x1 = FIR Chrominance DENSH denoise is enabled			unsigned
	10	0x00000001	DENY 0x0 = Luminance DENSH denoise is disabled 0x1 = Luminance DENSH denoise is enabled			unsigned
	9	0x00000001	DENPM 0x0 = PM denoise is disabled 0x1 = PM denoise is enabled			unsigned
	8	0x00000001	DENBPC 0x0 = BPC denoise is disabled 0x1 = BPC denoise is enabled			unsigned
	7	0x00000001	CHE 0x0 = Desaturate edges is disabled 0x1 = Desaturate edges is enabled			unsigned
	6	0x00000001	SMOOTH 0x0 = PP smooth is disabled 0x1 = PP smooth is enabled			unsigned
	5	0x00000000	PCR 0x0 = Preferred Color Reproduction is disabled 0x1 = Preferred Color Reproduction is enabled			unsigned
	4	0x00000001	STG 0x0 = Snap-to-Gray is disabled 0x1 = Snap-to-Gray is enabled			unsigned
	3	0x00000001	G1G2 0x0 = G1G2 flat field correction is disabled 0x1 = G1G2 flat field correction is enabled			unsigned
	2	0x00000001	BPC 0x0 = BPC is disabled 0x1 = BPC is enabled			unsigned
	1	0x00000001	IHDR 0x0 = iHDR is disabled 0x1 = iHDR is enabled			unsigned
	0	0x00000001	XP 0x0 = Extrapolation is disabled 0x1 = Extrapolation is enabled			unsigned

Table 17. BASIC CONTROL REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="5">R0x100C</td><td>15:0</td><td>0x0000</td><td>ORIENTATION (R/W)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:3</td><td>X</td><td>Undefined</td><td></td><td></td><td></td></tr>
<tr><td>2</td><td>0x0000</td><td>3D_PATH
This field defines which sensor(SINF) is on left side of an image in 3D mode:
0x0 = primary sensor(SINF A) is on left side of an image.
0x1 = secondary sensor(SINF B) is on left side of an image.</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>1</td><td>0x0000</td><td>FLIP_V
This field defines vertical flip:
0x0 = normal
0x1 = vertical flip
Note that vertical flip needs to be supported by the sensor otherwise this bit is ignored.
Note: writing to this field may cause format_update.</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>0</td><td>0x0000</td><td>FLIP_H
This field defines horizontal flip:
0x0 = normal
0x1 = horizontal flip
Note that horizontal flip needs to be supported by the sensor otherwise this bit is ignored.
Note: writing to this field may cause format_update.</td><td></td><td></td><td>unsigned</td></tr>
<tr><td rowspan="2">R0x100E</td><td>15:0</td><td>0x0100</td><td>DZ_CURR_FCT (R/W)</td><td></td><td></td><td>fixed8</td></tr>
<tr><td colspan="6">This register indicates the current digital zoom factor. This register is updated by the internal CPU with the zoom factor that will be in effect in the next frame.
Format: s7.8</td></tr>
<tr><td rowspan="2">R0x1010</td><td>15:0</td><td>0x0100</td><td>DZ_TGT_FCT (R/W)</td><td></td><td></td><td>fixed8</td></tr>
<tr><td colspan="6">This register defines the target zoom factor. Depending on dz_step_fct configuration, CPU will gradually step from current position towards target zoom factor. Default value is 1.0 and means that whole ROI will be mapped to output size as set in current context (respecting the *_aspect_factor and *_roi_x0/x1/y0/y1 configuration). Higher values will gradually reduce the FOV while maintaining the output size. Scaling factor will depend on current FOV and output size and it can be either scale up or scale down. FOV is independent of sensor mode (native, sub-sampling, binning...).
Alternatively user can control the desired scale factor. This can be achieved by using negative values. Value -1.0 means no scaling (if possible at given sensor size and output size), values between 0.0 and -1.0 mean scale down and values above mean scale up (e.g. -2.0 for 2x scaling). Because scaling factor is fixed FOV will depend on sensor readout mode. dz_curr_fct will be updated with the corresponding "positive" zoom value.
Format: s7.8</td></tr>
<tr><td rowspan="2">R0x1012</td><td>15:0</td><td>0x7FFF</td><td>DZ_STEP_FCT (R/W)</td><td></td><td></td><td>fixed8</td></tr>
<tr><td colspan="6">This register defines the step (speed) of smooth zoom. Zoom step is time based so it is independent of FPS. Value 1.0 means that zoom factor will be doubled each second. If smooth zoom stepping is not required this register should be set to 0x8000 (jump to target immediately).
Format: s7.8</td></tr>
<tr><td rowspan="2">R0x1014</td><td>15:0</td><td>0x0100</td><td>OZ_CURR_FCT (R/W)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">This field indicates the target optical zoom factor.</td></tr>
</table>

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x1016	**15:0**	**0x0000**	**SFX_MODE (R/W)**			**unsigned**
	15:8	X	Undefined			
	7:0	0x0000	SFX This field selects the special effect applied to the image: 0x00 = no special effect (normal) 0x01 = alien 0x02 = antique 0x03 = black and white 0x04 = emboss 0x05 = emboss colored 0x06 = grayscale 0x07 = negative 0x08 = bluish 0x09 = greenish 0x0a = reddish 0x0b = posterize1 0x0c = posterize2 0x0d = sepia1 0x0e = sepia2 0x0f = sketch 0x10 = solarize 0x11 = foggy			unsigned
R0x1018	**15:0**	**0x44E9**	**JPEG_CTRL (R/W)**			**unsigned**
	15	0x0000	JPEG_R If this field is set, restart markers are enabled; otherwise restart markers are enabled at end of each line. If Speed Tags are enabled in JPEG_CTRL[ra] register, this bit is ignored and restart markers are disabled.			unsigned
	14:12	0x0004	TAB_CHROMA This field specifies chroma quantization table index. 4 = use standard chroma quantization table. Note: writing to this field may cause format_update.			unsigned
	11:8	0x0004	TAB_LUMA This field specifies luma quantization table index. 4 = use standard luma quantization table. Note: writing to this field may cause format_update.			unsigned
	7:0	0x00E9	QUAL This field defines the value that is used as a scale factor for the quantization tables. This how lower quantization coefficients can be obtained when better image quality is required. 0xFF means the best quality and 0x00 means the lowest quality. 0x80 means no quantization table scaling. Note: writing to this field may cause format_update.			unsigned
R0x101A	**15:0**	**0x0000**	**JPEGQ_0_1 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_0 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_1 This field defines JPEG quantization tables 0-3.			unsigned
R0x101C	**15:0**	**0x0000**	**JPEGQ_2_3 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_2 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_3 This field defines JPEG quantization tables 0-3.			unsigned

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x101E	**15:0**	**0x0000**	**JPEGQ_4_5 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_4 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_5 This field defines JPEG quantization tables 0-3.			unsigned
R0x1020	**15:0**	**0x0000**	**JPEGQ_6_7 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_6 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_7 This field defines JPEG quantization tables 0-3.			unsigned
R0x1022	**15:0**	**0x0000**	**JPEGQ_8_9 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_8 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_9 This field defines JPEG quantization tables 0-3.			unsigned
R0x1024	**15:0**	**0x0000**	**JPEGQ_10_11 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_10 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_11 This field defines JPEG quantization tables 0-3.			unsigned
R0x1026	**15:0**	**0x0000**	**JPEGQ_12_13 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_12 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_13 This field defines JPEG quantization tables 0-3.			unsigned
R0x1028	**15:0**	**0x0000**	**JPEGQ_14_15 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_14 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_15 This field defines JPEG quantization tables 0-3.			unsigned
R0x102A	**15:0**	**0x0000**	**JPEGQ_16_17 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_16 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_17 This field defines JPEG quantization tables 0-3.			unsigned
R0x102C	**15:0**	**0x0000**	**JPEGQ_18_19 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_18 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_19 This field defines JPEG quantization tables 0-3.			unsigned
R0x102E	**15:0**	**0x0000**	**JPEGQ_20_21 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_20 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_21 This field defines JPEG quantization tables 0-3.			unsigned

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x1030	**15:0**	**0x0000**	**JPEGQ_22_23 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_22 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_23 This field defines JPEG quantization tables 0-3.			unsigned
R0x1032	**15:0**	**0x0000**	**JPEGQ_24_25 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_24 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_25 This field defines JPEG quantization tables 0-3.			unsigned
R0x1034	**15:0**	**0x0000**	**JPEGQ_26_27 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_26 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_27 This field defines JPEG quantization tables 0-3.			unsigned
R0x1036	**15:0**	**0x0000**	**JPEGQ_28_29 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_28 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_29 This field defines JPEG quantization tables 0-3.			unsigned
R0x1038	**15:0**	**0x0000**	**JPEGQ_30_31 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_30 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_31 This field defines JPEG quantization tables 0-3.			unsigned
R0x103A	**15:0**	**0x0000**	**JPEGQ_32_33 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_32 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_33 This field defines JPEG quantization tables 0-3.			unsigned
R0x103C	**15:0**	**0x0000**	**JPEGQ_34_35 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_34 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_35 This field defines JPEG quantization tables 0-3.			unsigned
R0x103E	**15:0**	**0x0000**	**JPEGQ_36_37 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_36 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_37 This field defines JPEG quantization tables 0-3.			unsigned
R0x1040	**15:0**	**0x0000**	**JPEGQ_38_39 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_38 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_39 This field defines JPEG quantization tables 0-3.			unsigned

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x1042	**15:0**	**0x0000**	**JPEGQ_40_41 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_40 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_41 This field defines JPEG quantization tables 0-3.			unsigned
R0x1044	**15:0**	**0x0000**	**JPEGQ_42_43 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_42 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_43 This field defines JPEG quantization tables 0-3.			unsigned
R0x1046	**15:0**	**0x0000**	**JPEGQ_44_45 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_44 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_45 This field defines JPEG quantization tables 0-3.			unsigned
R0x1048	**15:0**	**0x0000**	**JPEGQ_46_47 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_46 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_47 This field defines JPEG quantization tables 0-3.			unsigned
R0x104A	**15:0**	**0x0000**	**JPEGQ_48_49 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_48 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_49 This field defines JPEG quantization tables 0-3.			unsigned
R0x104C	**15:0**	**0x0000**	**JPEGQ_50_51 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_50 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_51 This field defines JPEG quantization tables 0-3.			unsigned
R0x104E	**15:0**	**0x0000**	**JPEGQ_52_53 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_52 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_53 This field defines JPEG quantization tables 0-3.			unsigned
R0x1050	**15:0**	**0x0000**	**JPEGQ_54_55 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_54 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_55 This field defines JPEG quantization tables 0-3.			unsigned
R0x1052	**15:0**	**0x0000**	**JPEGQ_56_57 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_56 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_57 This field defines JPEG quantization tables 0-3.			unsigned

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x1054	**15:0**	**0x0000**	**JPEGQ_58_59 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_58 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_59 This field defines JPEG quantization tables 0-3.			unsigned
R0x1056	**15:0**	**0x0000**	**JPEGQ_60_61 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_60 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_61 This field defines JPEG quantization tables 0-3.			unsigned
R0x1058	**15:0**	**0x0000**	**JPEGQ_62_63 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_62 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_63 This field defines JPEG quantization tables 0-3.			unsigned
R0x105A	**15:0**	**0x0000**	**JPEGQ_64_65 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_64 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_65 This field defines JPEG quantization tables 0-3.			unsigned
R0x105C	**15:0**	**0x0000**	**JPEGQ_66_67 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_66 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_67 This field defines JPEG quantization tables 0-3.			unsigned
R0x105E	**15:0**	**0x0000**	**JPEGQ_68_69 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_68 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_69 This field defines JPEG quantization tables 0-3.			unsigned
R0x1060	**15:0**	**0x0000**	**JPEGQ_70_71 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_70 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_71 This field defines JPEG quantization tables 0-3.			unsigned
R0x1062	**15:0**	**0x0000**	**JPEGQ_72_73 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_72 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_73 This field defines JPEG quantization tables 0-3.			unsigned
R0x1064	**15:0**	**0x0000**	**JPEGQ_74_75 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_74 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_75 This field defines JPEG quantization tables 0-3.			unsigned

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x1066	**15:0**	**0x0000**	**JPEGQ_76_77 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_76 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_77 This field defines JPEG quantization tables 0-3.			unsigned
R0x1068	**15:0**	**0x0000**	**JPEGQ_78_79 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_78 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_79 This field defines JPEG quantization tables 0-3.			unsigned
R0x106A	**15:0**	**0x0000**	**JPEGQ_80_81 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_80 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_81 This field defines JPEG quantization tables 0-3.			unsigned
R0x106C	**15:0**	**0x0000**	**JPEGQ_82_83 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_82 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_83 This field defines JPEG quantization tables 0-3.			unsigned
R0x106E	**15:0**	**0x0000**	**JPEGQ_84_85 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_84 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_85 This field defines JPEG quantization tables 0-3.			unsigned
R0x1070	**15:0**	**0x0000**	**JPEGQ_86_87 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_86 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_87 This field defines JPEG quantization tables 0-3.			unsigned
R0x1072	**15:0**	**0x0000**	**JPEGQ_88_89 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_88 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_89 This field defines JPEG quantization tables 0-3.			unsigned
R0x1074	**15:0**	**0x0000**	**JPEGQ_90_91 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_90 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_91 This field defines JPEG quantization tables 0-3.			unsigned
R0x1076	**15:0**	**0x0000**	**JPEGQ_92_93 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_92 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_93 This field defines JPEG quantization tables 0-3.			unsigned

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x1078	**15:0**	**0x0000**	**JPEGQ_94_95 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_94 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_95 This field defines JPEG quantization tables 0-3.			unsigned
R0x107A	**15:0**	**0x0000**	**JPEGQ_96_97 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_96 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_97 This field defines JPEG quantization tables 0-3.			unsigned
R0x107C	**15:0**	**0x0000**	**JPEGQ_98_99 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_98 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_99 This field defines JPEG quantization tables 0-3.			unsigned
R0x107E	**15:0**	**0x0000**	**JPEGQ_100_101 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_100 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_101 This field defines JPEG quantization tables 0-3.			unsigned
R0x1080	**15:0**	**0x0000**	**JPEGQ_102_103 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_102 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_103 This field defines JPEG quantization tables 0-3.			unsigned
R0x1082	**15:0**	**0x0000**	**JPEGQ_104_105 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_104 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_105 This field defines JPEG quantization tables 0-3.			unsigned
R0x1084	**15:0**	**0x0000**	**JPEGQ_106_107 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_106 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_107 This field defines JPEG quantization tables 0-3.			unsigned
R0x1086	**15:0**	**0x0000**	**JPEGQ_108_109 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_108 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_109 This field defines JPEG quantization tables 0-3.			unsigned
R0x1088	**15:0**	**0x0000**	**JPEGQ_110_111 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_110 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_111 This field defines JPEG quantization tables 0-3.			unsigned

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x108A	**15:0**	**0x0000**	**JPEGQ_112_113 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_112 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_113 This field defines JPEG quantization tables 0-3.			unsigned
R0x108C	**15:0**	**0x0000**	**JPEGQ_114_115 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_114 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_115 This field defines JPEG quantization tables 0-3.			unsigned
R0x108E	**15:0**	**0x0000**	**JPEGQ_116_117 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_116 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_117 This field defines JPEG quantization tables 0-3.			unsigned
R0x1090	**15:0**	**0x0000**	**JPEGQ_118_119 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_118 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_119 This field defines JPEG quantization tables 0-3.			unsigned
R0x1092	**15:0**	**0x0000**	**JPEGQ_120_121 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_120 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_121 This field defines JPEG quantization tables 0-3.			unsigned
R0x1094	**15:0**	**0x0000**	**JPEGQ_122_123 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_122 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_123 This field defines JPEG quantization tables 0-3.			unsigned
R0x1096	**15:0**	**0x0000**	**JPEGQ_124_125 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_124 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_125 This field defines JPEG quantization tables 0-3.			unsigned
R0x1098	**15:0**	**0x0000**	**JPEGQ_126_127 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_126 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_127 This field defines JPEG quantization tables 0-3.			unsigned
R0x109A	**15:0**	**0x0000**	**JPEGQ_128_129 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_128 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_129 This field defines JPEG quantization tables 0-3.			unsigned

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x109C	**15:0**	**0x0000**	**JPEGQ_130_131 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_130 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_131 This field defines JPEG quantization tables 0-3.			unsigned
R0x109E	**15:0**	**0x0000**	**JPEGQ_132_133 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_132 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_133 This field defines JPEG quantization tables 0-3.			unsigned
R0x10A0	**15:0**	**0x0000**	**JPEGQ_134_135 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_134 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_135 This field defines JPEG quantization tables 0-3.			unsigned
R0x10A2	**15:0**	**0x0000**	**JPEGQ_136_137 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_136 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_137 This field defines JPEG quantization tables 0-3.			unsigned
R0x10A4	**15:0**	**0x0000**	**JPEGQ_138_139 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_138 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_139 This field defines JPEG quantization tables 0-3.			unsigned
R0x10A6	**15:0**	**0x0000**	**JPEGQ_140_141 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_140 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_141 This field defines JPEG quantization tables 0-3.			unsigned
R0x10A8	**15:0**	**0x0000**	**JPEGQ_142_143 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_142 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_143 This field defines JPEG quantization tables 0-3.			unsigned
R0x10AA	**15:0**	**0x0000**	**JPEGQ_144_145 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_144 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_145 This field defines JPEG quantization tables 0-3.			unsigned
R0x10AC	**15:0**	**0x0000**	**JPEGQ_146_147 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_146 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_147 This field defines JPEG quantization tables 0-3.			unsigned

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x10AE	**15:0**	**0x0000**	**JPEGQ_148_149 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_148 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_149 This field defines JPEG quantization tables 0-3.			unsigned
R0x10B0	**15:0**	**0x0000**	**JPEGQ_150_151 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_150 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_151 This field defines JPEG quantization tables 0-3.			unsigned
R0x10B2	**15:0**	**0x0000**	**JPEGQ_152_153 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_152 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_153 This field defines JPEG quantization tables 0-3.			unsigned
R0x10B4	**15:0**	**0x0000**	**JPEGQ_154_155 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_154 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_155 This field defines JPEG quantization tables 0-3.			unsigned
R0x10B6	**15:0**	**0x0000**	**JPEGQ_156_157 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_156 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_157 This field defines JPEG quantization tables 0-3.			unsigned
R0x10B8	**15:0**	**0x0000**	**JPEGQ_158_159 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_158 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_159 This field defines JPEG quantization tables 0-3.			unsigned
R0x10BA	**15:0**	**0x0000**	**JPEGQ_160_161 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_160 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_161 This field defines JPEG quantization tables 0-3.			unsigned
R0x10BC	**15:0**	**0x0000**	**JPEGQ_162_163 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_162 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_163 This field defines JPEG quantization tables 0-3.			unsigned
R0x10BE	**15:0**	**0x0000**	**JPEGQ_164_165 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_164 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_165 This field defines JPEG quantization tables 0-3.			unsigned

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x10C0	**15:0**	**0x0000**	**JPEGQ_166_167 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_166 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_167 This field defines JPEG quantization tables 0-3.			unsigned
R0x10C2	**15:0**	**0x0000**	**JPEGQ_168_169 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_168 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_169 This field defines JPEG quantization tables 0-3.			unsigned
R0x10C4	**15:0**	**0x0000**	**JPEGQ_170_171 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_170 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_171 This field defines JPEG quantization tables 0-3.			unsigned
R0x10C6	**15:0**	**0x0000**	**JPEGQ_172_173 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_172 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_173 This field defines JPEG quantization tables 0-3.			unsigned
R0x10C8	**15:0**	**0x0000**	**JPEGQ_174_175 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_174 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_175 This field defines JPEG quantization tables 0-3.			unsigned
R0x10CA	**15:0**	**0x0000**	**JPEGQ_176_177 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_176 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_177 This field defines JPEG quantization tables 0-3.			unsigned
R0x10CC	**15:0**	**0x0000**	**JPEGQ_178_179 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_178 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_179 This field defines JPEG quantization tables 0-3.			unsigned
R0x10CE	**15:0**	**0x0000**	**JPEGQ_180_181 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_180 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_181 This field defines JPEG quantization tables 0-3.			unsigned
R0x10D0	**15:0**	**0x0000**	**JPEGQ_182_183 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_182 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_183 This field defines JPEG quantization tables 0-3.			unsigned

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x10D2	**15:0**	**0x0000**	**JPEGQ_184_185 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_184 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_185 This field defines JPEG quantization tables 0-3.			unsigned
R0x10D4	**15:0**	**0x0000**	**JPEGQ_186_187 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_186 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_187 This field defines JPEG quantization tables 0-3.			unsigned
R0x10D6	**15:0**	**0x0000**	**JPEGQ_188_189 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_188 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_189 This field defines JPEG quantization tables 0-3.			unsigned
R0x10D8	**15:0**	**0x0000**	**JPEGQ_190_191 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_190 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_191 This field defines JPEG quantization tables 0-3.			unsigned
R0x10DA	**15:0**	**0x0000**	**JPEGQ_192_193 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_192 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_193 This field defines JPEG quantization tables 0-3.			unsigned
R0x10DC	**15:0**	**0x0000**	**JPEGQ_194_195 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_194 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_195 This field defines JPEG quantization tables 0-3.			unsigned
R0x10DE	**15:0**	**0x0000**	**JPEGQ_196_197 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_196 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_197 This field defines JPEG quantization tables 0-3.			unsigned
R0x10E0	**15:0**	**0x0000**	**JPEGQ_198_199 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_198 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_199 This field defines JPEG quantization tables 0-3.			unsigned
R0x10E2	**15:0**	**0x0000**	**JPEGQ_200_201 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_200 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_201 This field defines JPEG quantization tables 0-3.			unsigned

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x10E4	**15:0**	**0x0000**	**JPEGQ_202_203 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_202 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_203 This field defines JPEG quantization tables 0-3.			unsigned
R0x10E6	**15:0**	**0x0000**	**JPEGQ_204_205 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_204 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_205 This field defines JPEG quantization tables 0-3.			unsigned
R0x10E8	**15:0**	**0x0000**	**JPEGQ_206_207 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_206 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_207 This field defines JPEG quantization tables 0-3.			unsigned
R0x10EA	**15:0**	**0x0000**	**JPEGQ_208_209 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_208 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_209 This field defines JPEG quantization tables 0-3.			unsigned
R0x10EC	**15:0**	**0x0000**	**JPEGQ_210_211 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_210 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_211 This field defines JPEG quantization tables 0-3.			unsigned
R0x10EE	**15:0**	**0x0000**	**JPEGQ_212_213 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_212 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_213 This field defines JPEG quantization tables 0-3.			unsigned
R0x10F0	**15:0**	**0x0000**	**JPEGQ_214_215 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_214 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_215 This field defines JPEG quantization tables 0-3.			unsigned
R0x10F2	**15:0**	**0x0000**	**JPEGQ_216_217 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_216 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_217 This field defines JPEG quantization tables 0-3.			unsigned
R0x10F4	**15:0**	**0x0000**	**JPEGQ_218_219 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_218 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_219 This field defines JPEG quantization tables 0-3.			unsigned

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x10F6	**15:0**	**0x0000**	**JPEGQ_220_221 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_220 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_221 This field defines JPEG quantization tables 0-3.			unsigned
R0x10F8	**15:0**	**0x0000**	**JPEGQ_222_223 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_222 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_223 This field defines JPEG quantization tables 0-3.			unsigned
R0x10FA	**15:0**	**0x0000**	**JPEGQ_224_225 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_224 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_225 This field defines JPEG quantization tables 0-3.			unsigned
R0x10FC	**15:0**	**0x0000**	**JPEGQ_226_227 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_226 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_227 This field defines JPEG quantization tables 0-3.			unsigned
R0x10FE	**15:0**	**0x0000**	**JPEGQ_228_229 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_228 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_229 This field defines JPEG quantization tables 0-3.			unsigned
R0x1100	**15:0**	**0x0000**	**JPEGQ_230_231 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_230 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_231 This field defines JPEG quantization tables 0-3.			unsigned
R0x1102	**15:0**	**0x0000**	**JPEGQ_232_233 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_232 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_233 This field defines JPEG quantization tables 0-3.			unsigned
R0x1104	**15:0**	**0x0000**	**JPEGQ_234_235 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_234 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_235 This field defines JPEG quantization tables 0-3.			unsigned
R0x1106	**15:0**	**0x0000**	**JPEGQ_236_237 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_236 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_237 This field defines JPEG quantization tables 0-3.			unsigned

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x1108	**15:0**	**0x0000**	**JPEGQ_238_239 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_238 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_239 This field defines JPEG quantization tables 0-3.			unsigned
R0x110A	**15:0**	**0x0000**	**JPEGQ_240_241 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_240 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_241 This field defines JPEG quantization tables 0-3.			unsigned
R0x110C	**15:0**	**0x0000**	**JPEGQ_242_243 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_242 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_243 This field defines JPEG quantization tables 0-3.			unsigned
R0x110E	**15:0**	**0x0000**	**JPEGQ_244_245 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_244 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_245 This field defines JPEG quantization tables 0-3.			unsigned
R0x1110	**15:0**	**0x0000**	**JPEGQ_246_247 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_246 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_247 This field defines JPEG quantization tables 0-3.			unsigned
R0x1112	**15:0**	**0x0000**	**JPEGQ_248_249 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_248 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_249 This field defines JPEG quantization tables 0-3.			unsigned
R0x1114	**15:0**	**0x0000**	**JPEGQ_250_251 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_250 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_251 This field defines JPEG quantization tables 0-3.			unsigned
R0x1116	**15:0**	**0x0000**	**JPEGQ_252_253 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_252 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_253 This field defines JPEG quantization tables 0-3.			unsigned
R0x1118	**15:0**	**0x0000**	**JPEGQ_254_255 (R/W)**			**unsigned**
	15:8	0x0000	JPEGQ_254 This field defines JPEG quantization tables 0-3.			unsigned
	7:0	0x0000	JPEGQ_255 This field defines JPEG quantization tables 0-3.			unsigned
R0x111A	**15:0**	**0xFFFF**	**JPEG_FIFO_LEVEL_TH (R/W)**			**unsigned**
	This register defines the host interface FIFO level threshold at which JPEG starts reducing quality.					

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x111C	**31:0**	**0x10000000**	**JPEG_TARGET_SIZE (R/W)**			**unsigned**
	This register defines the targeted size of JPEG image in bytes.					
R0x1120	**15:0**	**0x0101**	**JPEG_AUTO_REDUCE (R/W)**			**unsigned**
	15:9	X	Undefined			
	8	0x0001	RETRANSMIT When this bit is set and bandwidth related issue happens, S2 sequence length is automatically extended, so effectively frame is retransmitted.			unsigned
	7:0	0x0001	STEP This field defines the step of the automatic JPEG quality reduction. Automatic JPEG quality reduction happens when frame gets corrupted because of bandwidth related issue. The issue which caused retry can be determined from hinf_status register.			unsigned
R0x1124	**15:0**	**0x20FF**	**OSD_SATRM_CTRL (R/W)**			**unsigned**
	15:8	0x0020	SPEED This field defines speed of blinking of marked saturation regions.			unsigned
	7:0	0x00FF	TH This field defines luminance saturation threshold. If pixel luminance exceeds threshold, pixel will be marked as saturated.			unsigned
R0x1126	**15:0**	**0x0000**	**OSD_TEXT_CTRL (R/W)**			**unsigned**
	15:2	X	Undefined			
	1:0	0x0000	MODE OSD text mode: 0x0 = normal 0x1 = invert 0x2 = outline This field must be set before OSD text is enabled and it must not change when OSD text is on.			unsigned
R0x1128	**15:0**	**0x1010**	**OSD_TEXT_SCALE_FACTORS (R/W)**			**unsigned**
	15:8	0x0010	SFY This field defines y scale factor. This field must be set before OSD text is enabled and it must not change when OSD text is on. Format: u4.4			ufixed4
	7:0	0x0010	SFX This field defines x scale factor. This field must be set before OSD text is enabled and it must not change when OSD text is on. Format: u4.4			ufixed4
R0x112A	**15:0**	**0x0000**	**OSD_TEXT_POSITION (R/W)**			**unsigned**
	15:8	0x0000	START_Y This field defines relative text starting Y position on the screen. The text will be overlaid on the image at the start position. This field must be set before OSD text is enabled and it must not change when OSD text is on. Format: u0.8			ufixed8
	7:0	0x0000	START_X This field defines relative text starting X position on the screen. The text will be overlaid on the image at the start position. This field must be set before OSD text is enabled and it must not change when OSD text is on. Format: u0.8			ufixed8

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x112C	**15:0**	**0x0041**	**OSD_TEXT_0_1 (R/W)**			**unsigned**
	15:8	0x0000	CHAR_0 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
	7:0	0x0041	CHAR_1 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
R0x112E	**15:0**	**0x0070**	**OSD_TEXT_2_3 (R/W)**			**unsigned**
	15:8	0x0000	CHAR_2 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
	7:0	0x0070	CHAR_3 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
R0x1130	**15:0**	**0x0074**	**OSD_TEXT_4_5 (R/W)**			**unsigned**
	15:8	0x0000	CHAR_4 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
	7:0	0x0074	CHAR_5 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
R0x1132	**15:0**	**0x0069**	**OSD_TEXT_6_7 (R/W)**			**unsigned**
	15:8	0x0000	CHAR_6 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
	7:0	0x0069	CHAR_7 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x1134	**15:0**	**0x006E**	**OSD_TEXT_8_9 (R/W)**			**unsigned**
	15:8	0x0000	CHAR_8 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
	7:0	0x006E	CHAR_9 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
R0x1136	**15:0**	**0x0061**	**OSD_TEXT_10_11 (R/W)**			**unsigned**
	15:8	0x0000	CHAR_10 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
	7:0	0x0061	CHAR_11 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
R0x1138	**15:0**	**0x0020**	**OSD_TEXT_12_13 (R/W)**			**unsigned**
	15:8	0x0000	CHAR_12 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
	7:0	0x0020	CHAR_13 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
R0x113A	**15:0**	**0x0049**	**OSD_TEXT_14_15 (R/W)**			**unsigned**
	15:8	0x0000	CHAR_14 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
	7:0	0x0049	CHAR_15 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x113C	**15:0**	**0x0043**	**OSD_TEXT_16_17 (R/W)**			**unsigned**
	15:8	0x0000	CHAR_16 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
	7:0	0x0043	CHAR_17 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
R0x113E	**15:0**	**0x0050**	**OSD_TEXT_18_19 (R/W)**			**unsigned**
	15:8	0x0000	CHAR_18 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
	7:0	0x0050	CHAR_19 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
R0x1140	**15:0**	**0x0000**	**OSD_TEXT_20_21 (R/W)**			**unsigned**
	15:8	0x0000	CHAR_20 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
	7:0	0x0000	CHAR_21 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
R0x1142	**15:0**	**0x0000**	**OSD_TEXT_22_23 (R/W)**			**unsigned**
	15:8	0x0000	CHAR_22 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
	7:0	0x0000	CHAR_23 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x1144	**15:0**	**0x0000**	**OSD_TEXT_24_25 (R/W)**			**unsigned**
	15:8	0x0000	CHAR_24 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
	7:0	0x0000	CHAR_25 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
R0x1146	**15:0**	**0x0000**	**OSD_TEXT_26_27 (R/W)**			**unsigned**
	15:8	0x0000	CHAR_26 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
	7:0	0x0000	CHAR_27 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
R0x1148	**15:0**	**0x0000**	**OSD_TEXT_28_29 (R/W)**			**unsigned**
	15:8	0x0000	CHAR_28 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
	7:0	0x0000	CHAR_29 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
R0x114A	**15:0**	**0x0000**	**OSD_TEXT_30_31 (R/W)**			**unsigned**
	15:8	0x0000	CHAR_30 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
	7:0	0x0000	CHAR_31 The values of this field are interpreted as ASCII characters and are overlaid on the screen at starting position. Text must end with NULL character (0x00). Only characters with ASCII code 0x20 - 0x7e are allowed. This field must be set before OSD text is enabled and it must not change when OSD text is on. Default text is "Aptina ICP".			unsigned
R0x114E	**15:0**	**0x0028**	**S2_SMILE_TH (R/W)**			**unsigned**
	This register defines minimum smile detection threshold for smile shutter release in percent.					
R0x1150	**15:0**	**0x0000**	**BRAC_NUM_STEPS (R/W)**			**unsigned**
	Number of steps for bracketing.					

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x1152	**15:0**	**0x0032**	**BRAC_STEP (R/W)**			**unsigned**
	Amount of each steps during bracketing, see brac_param_sel for details.					
R0x1154	**15:0**	**0x0080**	**JPEG_COMPRESSION_RATIO (R/W)**			**fixed8**
	This register defines the ratio of the JPEG file in bytes relative to input pixels. Note that this value is a user estimate and is only used to calculate required bandwidth to adjust sensor line time. It does not affect actual compression. Format: s7.8					
R0x1156	**15:0**	**0x0000**	**BRAC_PARAM_SEL (R/W)**			**unsigned**
	Selection of parameter used for bracketing. 0x0 = brightness value (BRAC_STEP defines relative step in s7.8 format) 0x1 = time(exposure) value (BRAC_STEP defines relative step in s7.8 format) 0x2 = ISO (absolute; starts with br_auto.ae_manual_iso) 0x3 = awb_qx_off (BRAC_STEP defines relative step in s3.12 format) 0x4 = awb_qy_off (BRAC_STEP defines relative step in s3.12 format) 0x5 = contrast (BRAC_STEP defines relative step in s3.12 format) 0x6 = auto focus (BRAC_STEP defines relative step in u16 format) 0x7 = auto focus (absolute; starts with 0)					
R0x1158	**15:0**	**0x0000**	**BRAC_DUP (R/W)**			**unsigned**
	Number of frames to be duplicated between bracketing frames.					
R0x115A	**15:0**	**0x0000**	**S2_FACE_CNT_TH (R/W)**			**unsigned**
	If number of detected faces is equal or below this threshold shutter will not be released.					
R0x115C	**15:0**	**0x0000**	**S2_WAIT (R/W)**			**unsigned**
	This register holds number of frames to wait before shutter release (after face count shutter release and before smile shutter release).					
R0x115E	**15:0**	**0x0100**	**OZ_TGT_FCT (R/W)**			**fixed8**
	This field indicates the target optical zoom factor. Based on the actuator speed optical zoom will slowly move toward the requested position. Format: s7.8					
R0x1160	**15:0**	**0x0000**	**INTERLEAVE0_BLOCK_SIZE (R/W)**			**unsigned**
	Number of bytes per block in interleave 0 stream.					
R0x1162	**15:0**	**0x0000**	**INTERLEAVE1_BLOCK_SIZE (R/W)**			**unsigned**
	Number of bytes per block in interleave 1 stream.					

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x1164	**15:0**	**0x0050**	**BUBBLE_OUT_FMT (R/W)**			**unsigned**
	15:7	X	Undefined			
	6:4	0x0005	FT This field defines the output format type: 0x0 = reserved 0x1 = reserved 0x2 = reserved 0x3 = YUV 0x4 = RGB 0x5 = reserved 0x6 = YUV (JFIF color space) 0x7 = reserved Note: writing to this field may cause format_update.			unsigned
	3:0	0x0000	FST This field controls the output subtype. If format Type is set to RGB mode this field defines the following format subtypes: 0x0 = 888 RGB 0x1 = 565 RGB 0x2 = 555M RGB 0x3 = 555L RGB If format Type is set to YUV mode this field defines the following format subtypes: 0x0 = 422 YUV 0x1 = 420 YUV 0x2 = 400 YUV Note: writing to this field may cause format_update.			unsigned
R0x1166	**15:0**	**0x1000**	**BUBBLE_X0 (R/W)**			**fixed14**
	Bubble start x coordinate. Usable range 0.0 - 1.0 Format: s1.14					
R0x1168	**15:0**	**0x1000**	**BUBBLE_Y0 (R/W)**			**fixed14**
	Bubble start y coordinate. Usable range 0.0 - 1.0 Format: s1.14					
R0x116A	**15:0**	**0x3000**	**BUBBLE_X1 (R/W)**			**fixed14**
	Bubble end x coordinate. Usable range 0.0 - 1.0 Format: s1.14					
R0x116C	**15:0**	**0x3000**	**BUBBLE_Y1 (R/W)**			**fixed14**
	Bubble end y coordinate. Usable range 0.0 - 1.0 Format: s1.14					
R0x116E	**15:0**	**0x0140**	**BUBBLE_WIDTH (R/W)**			**unsigned**
	Bubble width.					
R0x1170	**15:0**	**0x00F0**	**BUBBLE_HEIGHT (R/W)**			**unsigned**
	Bubble height.					
R0x1174	**31:0**	**0x00000000**	**SS_HEAD_POINTER_0 (R/W)**			**unsigned**
	Pointers to status structure headers. At boot value will be checked and if it is 0 first 3 pointers will point to pre-prepared structures (common data, face coordinates and face parts data). If upper 16bits are all ones (mask 0xffff0000), lower 16bits are interpreted as basic address (otherwise whole field is interpreted as advance address).					
R0x1178	**31:0**	**0x00000000**	**SS_HEAD_POINTER_1 (R/W)**			**unsigned**
	Pointers to status structure headers. At boot value will be checked and if it is 0 first 3 pointers will point to pre-prepared structures (common data, face coordinates and face parts data). If upper 16bits are all ones (mask 0xffff0000), lower 16bits are interpreted as basic address (otherwise whole field is interpreted as advance address).					

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x117C	**31:0**	**0x00000000**	**SS_HEAD_POINTER_2 (R/W)**			**unsigned**
	Pointers to status structure headers. At boot value will be checked and if it is 0 first 3 pointers will point to pre-prepared structures (common data, face coordinates and face parts data). If upper 16bits are all ones (mask 0xffff0000), lower 16bits are interpreted as basic address (otherwise whole field is interpreted as advance address).					
R0x1180	**31:0**	**0x00000000**	**SS_HEAD_POINTER_3 (R/W)**			**unsigned**
	Pointers to status structure headers. At boot value will be checked and if it is 0 first 3 pointers will point to pre-prepared structures (common data, face coordinates and face parts data). If upper 16bits are all ones (mask 0xffff0000), lower 16bits are interpreted as basic address (otherwise whole field is interpreted as advance address).					
R0x1184	**15:0**	**0x0000**	**ATOMIC (R/W)**			**unsigned**
	15:4	X	Undefined			
	3	0x0000	UPDATE_FORMAT Host can check this bit to see when format update is in progress. When "record" bit is cleared all registers are written, but changes are not necessarily applied at that point. Because of that many info page registers are not valid during that time. Host can set this bit together with "finish" bit and then poll it (after "record" bit is cleared by firmware) to find when all register changes were applied.			unsigned
	2	0x0000	MODE 0x0 = when atomic operation record finished, CPU will execute all recorded register writes at the next frame boundary in atomic manner. 0x1 = when atomic operation record finished, CPU will execute all recorded register writes immediately.			unsigned
	1	0x0000	FINISH Setting this field ends atomic operation of a sequence of basic register writes via SIPS. This field will be automatically cleared when all recorded data is written. Host must not set this bit if record bit is not set. NOTE: This bit must not be used for polling the atomic sequence as it is not immediately readable (record bit should be used to do that).			unsigned
	0	0x0000	RECORD Setting this field starts atomic operation of a sequence of basic register writes via SIPS. This field will be automatically cleared when finish bit is set and all recorded data is written.			unsigned

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x1186	**15:0**	**0x0381**	**TRIGGER_CTRL (R/W)**			**unsigned**
	15	0x0000	HOLDOFF_BEST If this bit is set and holdoff is != 0, then any additional edges within holdoff time will be considered as candidates for the actual edge. If new edge (within holdoff time) is closer to expected period then new edge will be used.			unsigned
	14:12	0x0000	FILTER This register sets how many recent triggers to use for calculating trigger period: 0 - use only 2 most recent edges 1 - use last 3 edges 2 - use last 4 edges etc. This can be used if there is significant jitter on trigger signal. Filtering will slow down response time when trigger period is deliberately changed.			unsigned
	11	0x0000	PREDICT_CHANGE If this bit is set, any change in trigger period detected in recently seen periods will be applied to estimate next trigger.			unsigned
	10	0x0000	EDGE_SEL 0 - trigger on positive edge, active time is high 1 - trigger on negative edge, active time is low			unsigned
	9	0x0001	RESET_FRAME_CNT Reset frame_cnt.hinf_frame_cnt on next trigger edge. This bit can be used to synchronize frame counters across multiple cameras. This bit is cleared by firmware.			unsigned
	8	0x0001	RESET_UPTIME Reset uptime clock on next trigger edge. Timestamp can be embedded into image. This bit can be used to synchronize timestamps across multiple cameras. This bit is cleared by firmware.			unsigned
	7:4	0x0008	GPIO_SEL GPIO number used as trigger input. Any unused GPIO can be selected with this field. Note that GPIO has to be selected at boot time and cannot be modified at runtime.			unsigned
	3:2	0x0000	SYNC_MODE Select to which state of readout to sync: 0x0 = Sync to start of frame 0x1 = Sync to start of exposure 0x2 = Sync to center of exposure (center between start of exposure of first pixel and readout of the last pixel)			unsigned
	1:0	0x0001	MODE Select how should ICP react on external frame trigger: 0x0 = Disabled / Ignore 0x1 = Sync to trigger only when trigger is detected, otherwise run freely 0x2 = Only output frames when trigger is detected 0x3 = Output frame for every trigger and continue outputing while active. On trigger positive edge (or negative if edge_sel = 1) AP1302 will initiate frame sequence ASAP. Frame output will start after overhead + integration time. Amount of overhead depends on the sensor used. Synchornization configuration options do not apply to this mode.			unsigned
R0x1188	**31:0**	**0x00000000**	**TRIGGER_OFFSET (R/W)**			**fixed8**
	Offset to the trigger signal in microseconds. Also see other trigger_offset* registers. Format: s23.8					
R0x118C	**15:0**	**0x0080**	**DZ_CENTER_X (R/W)**			**fixed8**
	Center of the zoom ROI relative to the full image. Default is 0.5, center of the full image. Format: s7.8					

Table 17. BASIC CONTROL REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x118E	**15:0**	**0x0080**	**DZ_CENTER_Y (R/W)**			**fixed8**
	Center of the zoom ROI relative to the full image. Default is 0.5, center of the full image. Format: s7.8					
R0x1190	**15:0**	**0x0100**	**BUBBLE_DZ_TGT_FCT (R/W)**			**fixed8**
	This register is like dz_tgt_fct, but only for bubble output. See dz_tgt_fct register description for details. Format: s7.8					
R0x1192	**15:0**	**0x0080**	**BUBBLE_DZ_CENTER_X (R/W)**			**fixed8**
	This register is like dz_center_x, but only for bubble output. See dz_center_x register description for details. Format: s7.8					
R0x1194	**15:0**	**0x0080**	**BUBBLE_DZ_CENTER_Y (R/W)**			**fixed8**
	This register is like dz_center_y, but only for bubble output. See dz_center_y register description for details. Format: s7.8					
R0xE000	**31:0**	**0x00000000**	**REG_ADV_START (R/W)**			**unsigned**
	This is the start address of 4KB advanced register space mapping window. Base address is set in advanced_base register.					
R0xF038	**31:0**	**0x00000000**	**ADVANCED_BASE (R/W)**			**unsigned**
	31	X	Undefined			
	30:0	0x00000000	ADR This field defines the system address that specific page is mapped to (used to map advanced address space).			unsigned
R0xF052	**15:0**	**0x0000**	**SIPS_CRC (R/W)**			**unsigned**
	This register contains the SIP CRC, which can be used to validate the loaded boot data against errors on the I2C bus. Note: On AP1302 there is a bug in HW implementation that can occasionally cause sips_crc to be calculated incorrectly. Please also see bootdata_checksum register.					
R0xF056	**15:0**	**0x0000**	**SIPS_FILTER (R/W)**			**unsigned**
	31:16	X	Undefined			
	15:8	0x0000	FILTER_DIV Filter divider.			unsigned
	7:3	X	Undefined			
	2:1	0x0000	FILTER_SDA_DLY_CTL Filter SDA delay control.			unsigned
	0	0x0000	FILTER_EN SIPS flter enable.			unsigned

Table 18. BASIC SYSTEM REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x6000	**15:0**	**0x0F00**	**DBG (R/W)**			**unsigned**
	15	0x0000	MEM When set memory allocation debug messages will be printed.			unsigned
	14	0x0000	CLK When set clock debug messages will be printed.			unsigned
	13	0x0000	IP When set IP debug messages will be printed.			unsigned
	12	0x0000	INTS When set interrupts debug messages will be printed.			unsigned
	11	0x0001	WARN When set warnings will be printed.			unsigned
	10	0x0001	FSM When set FSM debug messages will be printed.			unsigned
	9	0x0001	FRAMES When set frames debug messages will be printed.			unsigned
	8	0x0001	BASIC When set basic debug messages will be printed.			unsigned
	7:2	0x0000	MODULE_PRINT This field enables the debug printouts for different modules.			unsigned
	1:0	0x0000	SUB_MODULE_PRINT This field enables the debug printouts for different sub modules.			unsigned
R0x6002	**15:0**	**0x0000**	**BOOTDATA_STAGE (R/W)**			**unsigned**
	This register counts the number of stages loaded. A write to this register designates number of loaded stages data. When boot data transfer was completed 0xffff should be written to this register. When boot data processing is done value of 0xffff can be read from this register.					
R0x6004	**15:0**	**0x0000**	**WARNING_0 (R/W)**			**unsigned**
	This register contains several warning indicators about system status.					
R0x6006	**15:0**	**0x0000**	**WARNING_1 (R/W)**			**unsigned**
	This register contains several warning indicators about system status.					
R0x6008	**15:0**	**0x0000**	**WARNING_2 (R/W)**			**unsigned**
	This register contains several warning indicators about system status.					
R0x600A	**15:0**	**0x0000**	**WARNING_3 (R/W)**			**unsigned**
	This register contains several warning indicators about system status.					

Table 18. BASIC SYSTEM REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x600C	**15:0**	**0x0410**	**SENSOR_SELECT (R/W)**			**unsigned**
	15:14	X	Undefined			
	13	0x0000	MONOCHROME This bit should be set to 1 when using monochrome sensor.			unsigned
	12	0x0000	GLOBAL_SHUTTER This bit should be set to 1 when using global shutter sensor.			unsigned
	11:8	0x0004	TP_MODE This field defines the Test Pattern Generator Mode: 0x1 = flat color 0x2 = pseudo random (noise) 0x3 = 100% color bars 0x4 = fade to grey bars 0x5 = PRBS1 0x6 = PRBS2 0x7 = PRBS3 0x8 = PRBS4 0x9 = vertical stripes 0xa = vertical ramp 0xb = walking 1's (10bit) 0xc = walking 1's (8bit) 0xd = black and white To get expected output with some modes (e.g. walking 1's) following things also needs to be changed (in order): - sensor field in sensor_select should be set to test pattern - sensor_mode should be set to 0 - out_fmt should be set to RAW			unsigned
	7	0x0000	PATTERN_ON This field enables test pattern and matches the settings of the device selected in Sensor Select.			unsigned
	6	0x0000	MODE_3D_ON This field enables 3D mode.			unsigned
	5	0x0000	CLOCK This field specifies selected sensor clock source from PLL. If sensor_input_freq_external register is nonzero non of the clocks will be enabled. 0x0 = primary sensor clock 0x1 = secondary sensor clock			unsigned
	4	0x0001	SINF This field specifies selected sensor interface type: 0x0 = parallel 0x1 = MIPI This bit should be set accordingly to the interface of selected sensor.			unsigned
	3	X	Undefined			
	2	0x0000	YUV If this field specifies selected sensor type: 0x0 = Bayer sensor 0x1 = YUV sensor (SOC) This bit should be set accordingly to the type of selected sensor. Note: writing to this field may cause format_update.			unsigned
	1:0	0x0000	SENSOR This field selects sensor: 0x0 = test pattern 0x1 = primary sensor 0x2 = secondary sensor Note: writing to this field may cause format_update.			unsigned
R0x600E	**15:0**	**0x07AE**	**SENSOR_FSM_DELAY (R/W)**			**ufixed16**
	This register defines the initial delay of the sensor FSM before first pixel is received relative to the total frame time. Format: u0.16					

Table 18. BASIC SYSTEM REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x6010	15:0	0x0000	SCRIPT1_ADR (R/W)			unsigned
	This register designates register address where the 'control' script is loaded.					
R0x6012	15:0	0x0000	SCRIPT2_ADR (R/W)			unsigned
	This register designates register address where the 'auto functions' script is loaded.					
R0x6014	15:0	0x0000	SCRIPT3_ADR (R/W)			unsigned
	This register designates register address where the 'Ipipe' script is loaded.					
R0x6016	15:0	0x2000	SCRATCHPAD_SIZE (R/W)			unsigned
	This register at boot time defines amount of memory to allocate for calibration data. The register should not be modified during operation.					

Table 18. BASIC SYSTEM REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x6018	**15:0**	**0x0000**	**DRIVER_ENABLE (R/W)**			**unsigned**
	15	0x0000	DRIVER_15 0x0 = lm3560/lm3646 led driver disabled 0x1 = lm3560/lm3646 led driver enabled			unsigned
	14	0x0000	DRIVER_14 0x0 = vc_ad5820/vc_dw9718/vc_ak7345/vc_hv892 AF voicecoil driver disabled 0x1 = vc_ad5820/vc_dw9718/vc_ak7345/vc_hv892 AF voicecoil driver enabled			unsigned
	13	0x0000	DRIVER_13 0x0 = vc_bu64291gwz AF voicecoil driver disabled 0x1 = vc_bu64291gwz AF voicecoil driver enabled			unsigned
	12	0x0000	DRIVER_12 0x0 = vc_arxxxx/vc_dw9804 AF voicecoil driver disabled 0x1 = vc_arxxxx/vc_dw9804 AF voicecoil driver enabled			unsigned
	11	0x0000	DRIVER_11 0x0 = vc_dw9714a AF voicecoil driver disabled 0x1 = vc_dw9714a AF voicecoil driver enabled			unsigned
	10	0x0000	DRIVER_10 0x0 = ar0261 secondary sensor/ar1011 primary sensor/ vc_lc898122axa/vc_lc898212xd AF voicecoil driver disabled 0x1 = ar0261 secondary sensor/ar1011 primary sensor/ vc_lc898122axa/vc_lc898212xd AF voicecoil driver enabled			unsigned
	9	0x0000	DRIVER_9 0x0 = a_2030_sec secondary sensor/adp1650 led driver disabled 0x1 = a_2030_sec secondary sensor/adp1650 led driver enabled			unsigned
	8	0x0000	DRIVER_8 0x0 = arxxxx/ar1335/ar1337 primary sensor driver disabled 0x1 = arxxxx/ar1335/ar1337 primary sensor driver enabled			unsigned
	7	0x0000	DRIVER_7 0x0 = ar0330 primary sensor driver disabled 0x1 = ar0330 primary sensor driver enabled			unsigned
	6	0x0000	DRIVER_6 0x0 = ar1820 primary sensor driver disabled 0x1 = ar1820 primary sensor driver enabled			unsigned
	5	0x0000	DRIVER_5 0x0 = ar0841 primary sensor driver disabled 0x1 = ar0841 primary sensor driver enabled			unsigned
	4	0x0000	DRIVER_4 0x0 = ar1330 primary sensor driver disabled 0x1 = ar1330 primary sensor driver enabled			unsigned
	3	0x0000	DRIVER_3 0x0 = ar0261 primary sensor driver disabled 0x1 = ar0261 primary sensor driver enabled			unsigned
	2	0x0000	DRIVER_2 0x0 = ar1230 primary sensor driver disabled 0x1 = ar1230 primary sensor driver enabled			unsigned
	1	0x0000	DRIVER_1 0x0 = ar0833 primary sensor driver disabled 0x1 = ar0833 primary sensor driver enabled			unsigned
	0	0x0000	DRIVER_0 0x0 = ar0832/ar2520/sensor_bringup primary sensor driver disabled 0x1 = ar0832/ar2520/sensor_bringup primary sensor driver enabled			unsigned

Table 18. BASIC SYSTEM REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x601A	**15:0**	**0x0000**	**SYS_START (R/W)**			**unsigned**
	15	0x0000	PLL_LOCK When this bit is set, PLL is locked. This bit will stay on 1 until reset is asserted. Host must clear this bit before goes to standby.			unsigned
	14:12	X	Undefined			
	11	0x0000	RESTART_ERROR Enable firmware restart upon error; if restart happens, configuration registers will not be modified.			unsigned
	10	X	Undefined			
	9	0x0000	STALL_STATUS If this bit is set, system is stalled.			unsigned
	8	0x0000	STALL_EN If this bit is set by the host, system will stall execution. The execution will be stalled on the frame boundary, frames will be enabled and the last configuration will be used. When system will be stalled, this bit will be cleared. To unstall system, host again sets this bit. The execution will continue on a frame boundary and this bit will again be cleared by the system. This bit has immediate effect.			unsigned
	7:6	0x0000	STALL_MODE This field specifies type of stall mode: 0x0 = system is disabled, frames are output (only works for images without header, status structure) 0x1 = system is disabled 0x2 = system is disabled, software power-down			unsigned
	5	X	Undefined			
	4	0x0000	GO If this bit is set during startup, system initialization is finalized and images will be output. Do not write into this field if bootdata is used.			unsigned
	3:2	X	Undefined			
	1	0x0000	PATCH_RUN If this bit is set during startup, patch is executed at PATCH_ADR location. This bit is automatically cleared when patch initialization completes. Do not write into this field if bootdata is used.			unsigned
	0	0x0000	PLL_INIT If this bit is set during startup, PLL is initialized. Do not write into this field if bootdata is used.			unsigned
R0x601C	**31:0**	**0x00000000**	**PATCH_ADR (R/W)**			**unsigned**
	If SIPS patch upload was requested, then this field must be initialized by the host indicating system address where patch was loaded. If this field is set to 0, default patch address is used.					
R0x6020	**31:0**	**0x00000000**	**SENSOR_INPUT_FREQ_EXTERNAL (R/W)**			**fixed16**
	This field defines the sensor input frequency. Host must set this field if sensor input clock is not driven by ISP otherwise it must be se to 0. Format: s15.16					
R0x6024	**31:0**	**0x00320000**	**SYSTEM_FREQ_IN (R/W)**			**fixed16**
	This register defines system input frequency in MHz. Format: s15.16					
R0x6028	**31:0**	**0x00006666**	**SIPM_FREQ (R/W)**			**fixed16**
	This register defines the SIP master frequency in MHz. The host must set this field according to the frequency of the slowest device connected to the SIPM interface. Format: s15.16					

Table 18. BASIC SYSTEM REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x602C	**31:0**	**0x00280300**	**PLL_0_DIV (R/W)**			**unsigned**
	31	0x00000000	RST PLL0 reset: 0x0 = PLL enabled 0x1 = PLL in reset and bypassed			unsigned
	30:22	X	Undefined			
	21:16	0x00000028	FB_DIV This field defines the value of PLL0 feedback divider to produce PLL0_VCO_CLK. The PLL0_VCO_CLK frequency is obtained by equation: fpll_vco_clk = fpll_ref_clk*fb_div*2 PLL0_VCO_CLK must be higher or equal 800Mhz and lower or equal 1600MHz. Values from 0-7 and 61-63 are not valid.			unsigned
	15:11	X	Undefined			
	10:8	0x00000003	REF_DIV This field defines the value of PLL0 reference clock divider to produce PLL0_REF_CLK. The PLL0_REF_CLK frequency is obtained by equation: fpll_ref_clk = fclk_in/(ref_div+1) PLL0_REF_CLK frequency must be higher or equal 10Mhz and lower or equal 50MHz.			unsigned
	7:1	X	Undefined			
	0	0x00000000	OUT_DIV This field defines the value of PLL0 output divider to produce PLL0_CLK. The PLL0_CLK frequency is obtained by equation: fpll_clk = fvco_clk/(out_div+1) PLL0_CLK frequency must not exceed 1.2GHz.			unsigned
R0x6030	**31:0**	**0x00000000**	**PLL_0_SS (R/W)**			**unsigned**
	31:18	X	Undefined			
	17	0x00000000	SS_EN Spread spectrum enable: This bit enables spread spectrum (frequency modulation): 0x0 = Spread spectrum disabled 0x1 = Spread spectrum enabled			unsigned
	16	0x00000000	SS_MODE Modulation mode: This field defines the PLL modulation mode: 0x0 = Down spread 0x1 = Center spread			unsigned
	15:14	X	Undefined			
	13:12	0x00000000	SS_FREQ Modulation frequency: This field defines the PLL modulation frequency: 0x0 = 1/1024 0x1 = 1/2048 0x2 = 1/4096 0x3 = 1/4096			unsigned
	11:10	X	Undefined			
	9:0	0x00000000	SS_RATE This field defines PLL0 spread spectrum modulation rate. 0x029 = 0.5% 0x052 = 1.0% 0x0a4 = 2.0% 0x0f6 = 3.0% 0x148 = 4.0% 0x19a = 5.0% Other values are prohibited.			unsigned

Table 18. BASIC SYSTEM REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x6034	**15:0**	**0x4000**	**PLL_0_LOCK_CNT (R/W)**			**unsigned**
	This register specifies number of reference clock cycles required for PLL lock. The total time of the PLL to lock must not be shorter than 500us.					
R0x6038	**31:0**	**0x00280300**	**PLL_1_DIV (R/W)**			**unsigned**
	31	0x00000000	RST PLL1 reset: 0x0 = PLL enabled 0x1 = PLL in reset and bypassed			unsigned
	30:22	X	Undefined			
	21:16	0x00000028	FB_DIV This field defines the value of PLL1 feedback divider to produce PLL1_VCO_CLK. The PLL1_VCO_CLK frequency is obtained by equation: fpll_vco_clk = fpll_ref_clk*fb_div*2 PLL0_VC1_CLK must be higher or equal 800Mhz and lower or equal 1600MHz. Values from 0-7 and 61-63 are not valid.			unsigned
	15:11	X	Undefined			
	10:8	0x00000003	REF_DIV This field defines the value of PLL1 reference clock divider to produce PLL1_REF_CLK. The PLL1_REF_CLK frequency is obtained by equation: fpll_ref_clk = fclk_in/(ref_div +1) PLL1_REF_CLK frequency must be higher or equal 10Mhz and lower or equal 50MHz.			unsigned
	7:1	X	Undefined			
	0	0x00000000	OUT_DIV This field defines the value of PLL1 output divider to produce PLL1_CLK. The PLL1_CLK frequency is obtained by equation: fpll_clk = fpll_vco_clk/(out_div+1) PLL1_CLK frequency must not exceed 1.2GHz.			unsigned

Table 18. BASIC SYSTEM REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x603C	**31:0**	**0x00000000**	**PLL_1_SS (R/W)**			**unsigned**
	31:18	X	Undefined			
	17	0x00000000	SS_EN Spread spectrum enable: This bit enables spread spectrum (frequency modulation): 0x0 = Spread spectrum disabled 0x1 = Spread spectrum enabled			unsigned
	16	0x00000000	SS_MODE Modulation mode: This field defines the PLL modulation mode: 0x0 = Down spread 0x1 = Center spread			unsigned
	15:14	X	Undefined			
	13:12	0x00000000	SS_FREQ Modulation frequency: This field defines the PLL modulation frequency: 0x0 = 1/1024 0x1 = 1/2048 0x2 = 1/4096 0x3 = 1/4096			unsigned
	11:10	X	Undefined			
	9:0	0x00000000	SS_RATE This field defines PLL0 spread spectrum modulation rate. 0x029 = 0.5% 0x052 = 1.0% 0x0a4 = 2.0% 0x0f6 = 3.0% 0x148 = 4.0% 0x19a = 5.0% Other values are prohibited.			unsigned
R0x6040	**15:0**	**0x4000**	**PLL_1_LOCK_CNT (R/W)**			**unsigned**
	This register specifies number of reference clock cycles required for PLL lock. The total time of the PLL to lock must not be shorter than 500us.					
R0x6042	**15:0**	**0x01FF**	**TP_R_COLOR (R/W)**			**unsigned**
	This register defines test pattern R value (not used for all TP mode).					
R0x6044	**15:0**	**0x01FF**	**TP_GR_COLOR (R/W)**			**unsigned**
	This register defines test pattern GR value (not used for all TP mode).					
R0x6046	**15:0**	**0x01FF**	**TP_B_COLOR (R/W)**			**unsigned**
	This register defines test pattern B value (not used for all TP mode).					
R0x6048	**15:0**	**0x01FF**	**TP_GB_COLOR (R/W)**			**unsigned**
	This register defines test pattern GB value (not used for all TP mode).					

Table 18. BASIC SYSTEM REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x604A	**15:0**	**0x036C**	**PRIMARY_SENSOR_SIP (R/W)**			**unsigned**
	15:11	X	Undefined			
	10	0x0000	SIPM This field specifies on which SIPM is sensor connected. 0x0 = SIPM0 0x1 = SIPM1			unsigned
	9	0x0001	DW This field specifies the width/size of the data. 0x0 = 8 bit data 0x1 = 16 bit data			unsigned
	8	0x0001	AW This field specifies the width/size of the address. 0x0 = 8 bit address 0x1 = 16 bit address			unsigned
	7:1	0x0036	ID This field specifies primary sensor I2C address (just upper 7bits).			unsigned
	0	0x0000	PROBE Probe for devices, starting with ID provided in SIP ID field.			unsigned
R0x604C	**15:0**	**0x036C**	**SECONDARY_SENSOR_SIP (R/W)**			**unsigned**
	15:11	X	Undefined			
	10	0x0000	SIPM This field specifies on which SIPM is sensor connected. 0x0 = SIPM0 0x1 = SIPM1			unsigned
	9	0x0001	DW This field specifies the width/size of the data. 0x0 = 8 bit data 0x1 = 16 bit data			unsigned
	8	0x0001	AW This field specifies the width/size of the address. 0x0 = 8 bit address 0x1 = 16 bit address			unsigned
	7:1	0x0036	ID This field specifies secondary sensor I2C address (just upper 7bits).			unsigned
	0	0x0000	PROBE Probe for devices, starting with ID provided in SIP ID field.			unsigned
R0x604E	**15:0**	**0x0018**	**PRIMARY_ACTUATOR_SIP (R/W)**			**unsigned**
	15:11	X	Undefined			
	10	0x0000	SIPM This field specifies on which SIPM is actuator connected. 0x0 = SIPM0 0x1 = SIPM1			unsigned
	9	0x0000	DW This field specifies the width/size of the data. 0x0 = 8 bit data 0x1 = 16 bit data			unsigned
	8	0x0000	AW This field specifies the width/size of the address. 0x0 = 8 bit address 0x1 = 16 bit address			unsigned
	7:1	0x000C	ID This field specifies primary actuator I2C address (just upper 7bits).			unsigned
	0	0x0000	PROBE Probe for devices, starting with ID provided in SIP ID field.			unsigned

Table 18. BASIC SYSTEM REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x6050	15:0	0x1000	ACT_DAMPER_V0 (R/W)			fixed12
	This register determines actuator damper step values. Format: s3.12					
R0x6052	15:0	0x1000	ACT_DAMPER_V1 (R/W)			fixed12
	This register determines actuator damper step values. Format: s3.12					
R0x6054	31:0	0x00000000	ACT_DAMPER_T0 (R/W)			unsigned
	This register determines actuator damper step duration in microseconds.					
R0x6058	31:0	0x00000000	ACT_DAMPER_T1 (R/W)			unsigned
	This register determines actuator damper step duration in microseconds.					
R0x605C	31:0	0x00009C4 0	ACT_ABS_MTIME (R/W)			unsigned
	This field specifies absolute actuator movement and stabilization time in microseconds.					
R0x6060	31:0	0x00000000	ACT_REL_MTIME (R/W)			unsigned
	This field specifies relative actuator movement and stabilization time in microseconds.					
R0x6064	15:0	0x0100	ACT_ALPHA (R/W)			fixed8
	This field specifies actuator scan step difference increasing factor. Format: s7.8					
R0x6066	15:0	0x0000	ACT_CTRL_0 (R/W)			unsigned
	This register specifies actuator dependent controls.					
R0x6068	15:0	0x0000	ACT_CTRL_1 (R/W)			unsigned
	This register specifies actuator dependent controls.					
R0x607A	15:0	0x0000	ACT_LUT_0 (R/W)			unsigned
	This field specifies remapping 17 point look-up table. Format depends on driver.					
R0x607C	15:0	0x0030	ACT_LUT_1 (R/W)			unsigned
	This field specifies remapping 17 point look-up table. Format depends on driver.					
R0x607E	15:0	0x0060	ACT_LUT_2 (R/W)			unsigned
	This field specifies remapping 17 point look-up table. Format depends on driver.					
R0x6080	15:0	0x0090	ACT_LUT_3 (R/W)			unsigned
	This field specifies remapping 17 point look-up table. Format depends on driver.					
R0x6082	15:0	0x00C0	ACT_LUT_4 (R/W)			unsigned
	This field specifies remapping 17 point look-up table. Format depends on driver.					
R0x6084	15:0	0x00F0	ACT_LUT_5 (R/W)			unsigned
	This field specifies remapping 17 point look-up table. Format depends on driver.					
R0x6086	15:0	0x0120	ACT_LUT_6 (R/W)			unsigned
	This field specifies remapping 17 point look-up table. Format depends on driver.					
R0x6088	15:0	0x0150	ACT_LUT_7 (R/W)			unsigned
	This field specifies remapping 17 point look-up table. Format depends on driver.					
R0x608A	15:0	0x0180	ACT_LUT_8 (R/W)			unsigned
	This field specifies remapping 17 point look-up table. Format depends on driver.					
R0x608C	15:0	0x01B0	ACT_LUT_9 (R/W)			unsigned
	This field specifies remapping 17 point look-up table. Format depends on driver.					

Table 18. BASIC SYSTEM REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x608E	15:0	0x01E0	ACT_LUT_10 (R/W)			unsigned
	This field specifies remapping 17 point look-up table. Format depends on driver.					
R0x6090	15:0	0x0210	ACT_LUT_11 (R/W)			unsigned
	This field specifies remapping 17 point look-up table. Format depends on driver.					
R0x6092	15:0	0x0240	ACT_LUT_12 (R/W)			unsigned
	This field specifies remapping 17 point look-up table. Format depends on driver.					
R0x6094	15:0	0x0270	ACT_LUT_13 (R/W)			unsigned
	This field specifies remapping 17 point look-up table. Format depends on driver.					
R0x6096	15:0	0x02A0	ACT_LUT_14 (R/W)			unsigned
	This field specifies remapping 17 point look-up table. Format depends on driver.					
R0x6098	15:0	0x02D0	ACT_LUT_15 (R/W)			unsigned
	This field specifies remapping 17 point look-up table. Format depends on driver.					
R0x609A	15:0	0x0300	ACT_LUT_16 (R/W)			unsigned
	This field specifies remapping 17 point look-up table. Format depends on driver.					
R0x609C	15:0	0xFFFF	CON_RP (R/W)			unsigned
	This register shows the location of the last read value, written by the host. If this value is set to 0xffff the buffer is overwritten.					
R0x609E	15:0	0x0200	CON_SIZE_MAN (R/W)			unsigned
	With this register host can set console buffer size. If size is allowed it will be reflected in info page.					
R0x60A0	31:0	0x00000000	DMA_SRC (R/W)			unsigned
	DMA transfer source address or data for set command. When DMA_CTRL[mode] is 1(set) this register contains the value to which the destination will be set to. When DMA_CTRL[mode] is 2(copy) this register value depends on DMA_CTRL[src]: 0x0 = Source address(16 bit) in basic register set. 0x1 = Source address(32 bit) in system ram. 0x2 = Source address(32 bit) in SPI. 0x3 = SIP source address. SIP(I2C) address register fields are: [15 .. 0] = register address (16 bit) [15 .. 0] [23 .. 16] = SIP id (7 bit) [23 .. 17] [24] = address width (1 bit) (0 = 8 bit address, 1 = 16 bit address) [25] = data width (1 bit) (0 = 8 bit address, 1 = 16 bit address) [26] = SIPM select (1 bit) (0 = SIPM 0, 1 = SIPM 1) When DMA_CTRL[mode] == 3(map) this register contains the address of the memory map (address and data pairs). When DMA_CTRL[mode] == 4(unpack) this register contains the address of the compacted package to be unpacked and copied to the specified destination. [15 .. 0] = address in basic register set [21 .. 16] = number of bits per value in package [30 .. 22] = reserved [31] = signed values will be extended as needed					
R0x60A4	31:0	0x00000000	DMA_DST (R/W)			unsigned
	DMA transfer destination address. When DMA_CTRL[mode] is 1(set) or 2(copy) this register value depends on DMA_CTRL[src]: 0x0 = Destination address(16 bit) in basic register set. 0x1 = Destination address(32 bit) in system ram. 0x2 = Destination address(32 bit) in SPI. 0x3 = SIP destination address. SIP(I2C) address register fields are: [15 .. 0] = register address (16 bit) [15 .. 0] [23 .. 16] = SIP id (7 bit) [23 .. 17] [24] = address width (1 bit) (0 = 8 bit address, 1 = 16 bit address) [25] = data width (1 bit) (0 = 8 bit address, 1 = 16 bit address) [26] = SIPM select (1 bit) (0 = SIPM 0, 1 = SIPM 1) When DMA_CTRL[mode] == 3(map) this register defines the SIP (I2C) parameters: [23 .. 16] = SIP id (7 bit) [23 .. 17] [24] = address width (1 bit) (0 = 8 bit address, 1 = 16 bit address) [25] = data width (1 bit) (0 = 8 bit address, 1 = 16 bit address) [26] = SIPM select (1 bit) (0 = SIPM 0, 1 = SIPM 1)					

Table 18. BASIC SYSTEM REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x60A8	**31:0**	**0x00000000**	**DMA_SIZE (R/W)**			**unsigned**
	Number of bytes to transfer for set, copy, ...					
R0x60AC	**15:0**	**0x0000**	**DMA_CTRL (R/W)**			**unsigned**
	15:14	X	Undefined			
	13:12	0x0000	SCH_OPT Scheduler options for DMA tasks: 0x0 = schedule task at normal priority 0x1 = schedule task at next start of slot 0x2 = perform task immediately from interrupt service routine			unsigned
	11:8	0x0000	DST Source of DMA transfer: 0x0 = basic register set, 16bit address 0x1 = System RAM, 32bit address 0x2 = SPI, flash memory interface 0x3 = SIP, sensor interface			unsigned
	7:4	0x0000	SRC Source of DMA transfer: 0x0 = basic register set, 16bit address 0x1 = System RAM, 32bit address 0x2 = SPI, flash memory interface 0x3 = SIP, sensor interface			unsigned
	3	0x0000	MODE_32BIT Enable 32-bit transfers for set copy and unpack modes.			unsigned
	2:0	0x0000	MODE Specifies transfer mode: 0x0 = idle, default state, nothing to do 0x1 = set, set destination block to value. DMA_CTRL[dst] can be 0, 1 or 3 0x2 = copy, copy source block to destination block DMA_CTRL[dst] == 0, DMA_CTRL[src] 0, 1, 2 or 3 are valid DMA_CTRL[dst] == 1, DMA_CTRL[src] 0, 1, 2 or 3 are valid DMA_CTRL[dst] == 2, DMA_CTRL[src] 0 and 1 are valid DMA_CTRL[dst] == 3, DMA_CTRL[src] 0 and 1 are valid 0x3 = map, map address and data pairs to a sparse destination DMA_CTRL[src] can be 0 or 1 DMA_CTRL[dst] can be 0, 1 or 3 0x4 = unpack, unpack compacted package to destination DMA_CTRL[src] can only be 0 DMA_CTRL[dst] can be 0 or 1 0x5 = OTP read; read and correct data from sensor OTP ROM DMA_SRC needs to be set to sensor OTP address DMA_DST needs to be set to temporary decoding buffer DMA_SIZE specifies the size of actual data in OTP ROM (without error-correction) 0x6 = SIP probe, dst is always SIP, src is ignored DMA_SRC can be anything; DMA_DST should a valid SIP destination address. DMA_SIZE can be anything; Other combinations are invalid.			unsigned

Table 18. BASIC SYSTEM REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="7">R0x60AE</td><td>15:0</td><td>0x017A</td><td>SCRIPT_I2C (R/W)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:11</td><td>X</td><td>Undefined</td><td></td><td></td><td></td></tr>
<tr><td>10</td><td>0x0000</td><td>I2C_SIPM
This field specifies on which SIPM is device connected.
0x0 = SIPM0
0x1 = SIPM1</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>9</td><td>0x0000</td><td>I2C_DATA_WIDTH
0x0 = 8bit
0x1 = 16bit</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>8</td><td>0x0001</td><td>I2C_ADDR_WIDTH
0x0 = 8bit
0x1 = 16bit</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:1</td><td>0x003D</td><td>I2C_ID
I2C ID of the device (beside sensor) which will be used by script.</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>0</td><td>X</td><td>Undefined</td><td></td><td></td><td></td></tr>
<tr><td rowspan="2">R0x60B0</td><td>15:0</td><td>0x0000</td><td>SENSOR0_CONF_0 (R/W)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">These registers are pointers to the mapping tables (32bit address, 32bit data) which defines the register values to be written at certain events:
0x0: When sensor mode 0 is enabled
0x1: When sensor mode 1 is enabled
0x2: When sensor mode 2 is enabled
0x3: When sensor mode 3 is enabled
0x4: When sensor mode 4 is enabled
0x5: When sensor mode 5 is enabled
0x6: When primary sensor is deselected
0x7: When primary sensor is selected
Address bit 31 defines if the register is internal Advanced register or sensor register. Address 0 marks the end of mapping table. If this register is set to 0 no registers are written.</td></tr>
<tr><td rowspan="2">R0x60B2</td><td>15:0</td><td>0x0000</td><td>SENSOR0_CONF_1 (R/W)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">These registers are pointers to the mapping tables (32bit address, 32bit data) which defines the register values to be written at certain events:
0x0: When sensor mode 0 is enabled
0x1: When sensor mode 1 is enabled
0x2: When sensor mode 2 is enabled
0x3: When sensor mode 3 is enabled
0x4: When sensor mode 4 is enabled
0x5: When sensor mode 5 is enabled
0x6: When primary sensor is deselected
0x7: When primary sensor is selected
Address bit 31 defines if the register is internal Advanced register or sensor register. Address 0 marks the end of mapping table. If this register is set to 0 no registers are written.</td></tr>
<tr><td rowspan="2">R0x60B4</td><td>15:0</td><td>0x0000</td><td>SENSOR0_CONF_2 (R/W)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">These registers are pointers to the mapping tables (32bit address, 32bit data) which defines the register values to be written at certain events:
0x0: When sensor mode 0 is enabled
0x1: When sensor mode 1 is enabled
0x2: When sensor mode 2 is enabled
0x3: When sensor mode 3 is enabled
0x4: When sensor mode 4 is enabled
0x5: When sensor mode 5 is enabled
0x6: When primary sensor is deselected
0x7: When primary sensor is selected
Address bit 31 defines if the register is internal Advanced register or sensor register. Address 0 marks the end of mapping table. If this register is set to 0 no registers are written.</td></tr>
</table>

Table 18. BASIC SYSTEM REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x60B6	**15:0**	**0x0000**	**SENSOR0_CONF_3 (R/W)**			**unsigned**
	These registers are pointers to the mapping tables (32bit address, 32bit data) which defines the register values to be written at certain events: 0x0: When sensor mode 0 is enabled 0x1: When sensor mode 1 is enabled 0x2: When sensor mode 2 is enabled 0x3: When sensor mode 3 is enabled 0x4: When sensor mode 4 is enabled 0x5: When sensor mode 5 is enabled 0x6: When primary sensor is deselected 0x7: When primary sensor is selected Address bit 31 defines if the register is internal Advanced register or sensor register. Address 0 marks the end of mapping table. If this register is set to 0 no registers are written.					
R0x60B8	**15:0**	**0x0000**	**SENSOR0_CONF_4 (R/W)**			**unsigned**
	These registers are pointers to the mapping tables (32bit address, 32bit data) which defines the register values to be written at certain events: 0x0: When sensor mode 0 is enabled 0x1: When sensor mode 1 is enabled 0x2: When sensor mode 2 is enabled 0x3: When sensor mode 3 is enabled 0x4: When sensor mode 4 is enabled 0x5: When sensor mode 5 is enabled 0x6: When primary sensor is deselected 0x7: When primary sensor is selected Address bit 31 defines if the register is internal Advanced register or sensor register. Address 0 marks the end of mapping table. If this register is set to 0 no registers are written.					
R0x60BA	**15:0**	**0x0000**	**SENSOR0_CONF_5 (R/W)**			**unsigned**
	These registers are pointers to the mapping tables (32bit address, 32bit data) which defines the register values to be written at certain events: 0x0: When sensor mode 0 is enabled 0x1: When sensor mode 1 is enabled 0x2: When sensor mode 2 is enabled 0x3: When sensor mode 3 is enabled 0x4: When sensor mode 4 is enabled 0x5: When sensor mode 5 is enabled 0x6: When primary sensor is deselected 0x7: When primary sensor is selected Address bit 31 defines if the register is internal Advanced register or sensor register. Address 0 marks the end of mapping table. If this register is set to 0 no registers are written.					
R0x60BC	**15:0**	**0x0000**	**SENSOR0_CONF_6 (R/W)**			**unsigned**
	These registers are pointers to the mapping tables (32bit address, 32bit data) which defines the register values to be written at certain events: 0x0: When sensor mode 0 is enabled 0x1: When sensor mode 1 is enabled 0x2: When sensor mode 2 is enabled 0x3: When sensor mode 3 is enabled 0x4: When sensor mode 4 is enabled 0x5: When sensor mode 5 is enabled 0x6: When primary sensor is deselected 0x7: When primary sensor is selected Address bit 31 defines if the register is internal Advanced register or sensor register. Address 0 marks the end of mapping table. If this register is set to 0 no registers are written.					

Table 18. BASIC SYSTEM REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x60BE	**15:0**	**0x0000**	**SENSOR0_CONF_7 (R/W)**			**unsigned**
	These registers are pointers to the mapping tables (32bit address, 32bit data) which defines the register values to be written at certain events: 0x0: When sensor mode 0 is enabled 0x1: When sensor mode 1 is enabled 0x2: When sensor mode 2 is enabled 0x3: When sensor mode 3 is enabled 0x4: When sensor mode 4 is enabled 0x5: When sensor mode 5 is enabled 0x6: When primary sensor is deselected 0x7: When primary sensor is selected Address bit 31 defines if the register is internal Advanced register or sensor register. Address 0 marks the end of mapping table. If this register is set to 0 no registers are written.					
R0x60C0	**15:0**	**0x0000**	**SENSOR1_CONF_0 (R/W)**			**unsigned**
	These registers are pointers to the mapping tables (32bit address, 32bit data) which defines the register values to be written at certain events: 0x0: When sensor mode 0 is enabled 0x1: When sensor mode 1 is enabled 0x2: When sensor mode 2 is enabled 0x3: When sensor mode 3 is enabled 0x4: When sensor mode 4 is enabled 0x5: When sensor mode 5 is enabled 0x6: When secondary sensor is deselected 0x7: When secondary sensor is selected Address bit 31 defines if the register is internal Advanced register or sensor register. Address 0 marks the end of mapping table. If this register is set to 0 no registers are written.					
R0x60C2	**15:0**	**0x0000**	**SENSOR1_CONF_1 (R/W)**			**unsigned**
	These registers are pointers to the mapping tables (32bit address, 32bit data) which defines the register values to be written at certain events: 0x0: When sensor mode 0 is enabled 0x1: When sensor mode 1 is enabled 0x2: When sensor mode 2 is enabled 0x3: When sensor mode 3 is enabled 0x4: When sensor mode 4 is enabled 0x5: When sensor mode 5 is enabled 0x6: When secondary sensor is deselected 0x7: When secondary sensor is selected Address bit 31 defines if the register is internal Advanced register or sensor register. Address 0 marks the end of mapping table. If this register is set to 0 no registers are written.					
R0x60C4	**15:0**	**0x0000**	**SENSOR1_CONF_2 (R/W)**			**unsigned**
	These registers are pointers to the mapping tables (32bit address, 32bit data) which defines the register values to be written at certain events: 0x0: When sensor mode 0 is enabled 0x1: When sensor mode 1 is enabled 0x2: When sensor mode 2 is enabled 0x3: When sensor mode 3 is enabled 0x4: When sensor mode 4 is enabled 0x5: When sensor mode 5 is enabled 0x6: When secondary sensor is deselected 0x7: When secondary sensor is selected Address bit 31 defines if the register is internal Advanced register or sensor register. Address 0 marks the end of mapping table. If this register is set to 0 no registers are written.					

Table 18. BASIC SYSTEM REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x60C6	**15:0**	**0x0000**	**SENSOR1_CONF_3 (R/W)**			**unsigned**
	These registers are pointers to the mapping tables (32bit address, 32bit data) which defines the register values to be written at certain events: 0x0: When sensor mode 0 is enabled 0x1: When sensor mode 1 is enabled 0x2: When sensor mode 2 is enabled 0x3: When sensor mode 3 is enabled 0x4: When sensor mode 4 is enabled 0x5: When sensor mode 5 is enabled 0x6: When secondary sensor is deselected 0x7: When secondary sensor is selected Address bit 31 defines if the register is internal Advanced register or sensor register. Address 0 marks the end of mapping table. If this register is set to 0 no registers are written.					
R0x60C8	**15:0**	**0x0000**	**SENSOR1_CONF_4 (R/W)**			**unsigned**
	These registers are pointers to the mapping tables (32bit address, 32bit data) which defines the register values to be written at certain events: 0x0: When sensor mode 0 is enabled 0x1: When sensor mode 1 is enabled 0x2: When sensor mode 2 is enabled 0x3: When sensor mode 3 is enabled 0x4: When sensor mode 4 is enabled 0x5: When sensor mode 5 is enabled 0x6: When secondary sensor is deselected 0x7: When secondary sensor is selected Address bit 31 defines if the register is internal Advanced register or sensor register. Address 0 marks the end of mapping table. If this register is set to 0 no registers are written.					
R0x60CA	**15:0**	**0x0000**	**SENSOR1_CONF_5 (R/W)**			**unsigned**
	These registers are pointers to the mapping tables (32bit address, 32bit data) which defines the register values to be written at certain events: 0x0: When sensor mode 0 is enabled 0x1: When sensor mode 1 is enabled 0x2: When sensor mode 2 is enabled 0x3: When sensor mode 3 is enabled 0x4: When sensor mode 4 is enabled 0x5: When sensor mode 5 is enabled 0x6: When secondary sensor is deselected 0x7: When secondary sensor is selected Address bit 31 defines if the register is internal Advanced register or sensor register. Address 0 marks the end of mapping table. If this register is set to 0 no registers are written.					
R0x60CC	**15:0**	**0x0000**	**SENSOR1_CONF_6 (R/W)**			**unsigned**
	These registers are pointers to the mapping tables (32bit address, 32bit data) which defines the register values to be written at certain events: 0x0: When sensor mode 0 is enabled 0x1: When sensor mode 1 is enabled 0x2: When sensor mode 2 is enabled 0x3: When sensor mode 3 is enabled 0x4: When sensor mode 4 is enabled 0x5: When sensor mode 5 is enabled 0x6: When secondary sensor is deselected 0x7: When secondary sensor is selected Address bit 31 defines if the register is internal Advanced register or sensor register. Address 0 marks the end of mapping table. If this register is set to 0 no registers are written.					

Table 18. BASIC SYSTEM REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x60CE	**15:0**	**0x0000**	**SENSOR1_CONF_7 (R/W)**			**unsigned**
	These registers are pointers to the mapping tables (32bit address, 32bit data) which defines the register values to be written at certain events: 0x0: When sensor mode 0 is enabled 0x1: When sensor mode 1 is enabled 0x2: When sensor mode 2 is enabled 0x3: When sensor mode 3 is enabled 0x4: When sensor mode 4 is enabled 0x5: When sensor mode 5 is enabled 0x6: When secondary sensor is deselected 0x7: When secondary sensor is selected Address bit 31 defines if the register is internal Advanced register or sensor register. Address 0 marks the end of mapping table. If this register is set to 0 no registers are written.					
R0x60D0	**15:0**	**0x0001**	**DBG_STATS_CTRL (R/W)**			**unsigned**
	15:1	X	Undefined			
	0	0x0001	ENABLE If this bit is set debug statistics will be captured.			unsigned
R0x60D2	**15:0**	**0x19EB**	**DBG_STATS_X0 (R/W)**			**fixed14**
	Debug Statistics ROI Upper-left x Coordinate in relative coordinates. Captured data is available in dbg_stats_r, dbg_stats_g, dbg_stats_b and dbg_stats_l registers after two frames. Format: s1.14					
R0x60D4	**15:0**	**0x1800**	**DBG_STATS_Y0 (R/W)**			**fixed14**
	Debug Statistics ROI Upper-left y Coordinate in relative coordinates. Captured data is available in dbg_stats_r, dbg_stats_g, dbg_stats_b and dbg_stats_l registers after two frames. Format: s1.14					
R0x60D6	**15:0**	**0x2614**	**DBG_STATS_X1 (R/W)**			**fixed14**
	Debug Statistics ROI Lower-right x Coordinate in relative coordinates. Captured data is available in dbg_stats_r, dbg_stats_g, dbg_stats_b and dbg_stats_l registers after two frames. Format: s1.14					
R0x60D8	**15:0**	**0x2800**	**DBG_STATS_Y1 (R/W)**			**fixed14**
	Debug Statistics ROI Lower-right y Coordinate in relative coordinates. Captured data is available in dbg_stats_r, dbg_stats_g, dbg_stats_b and dbg_stats_l registers after two frames. Format: s1.14					
R0x60DA	**15:0**	**0x0000**	**SCRIPT_CUSTOM_ADR (R/W)**			**unsigned**
	This register designates register address where the 'custom' script is loaded. When script ends register is set to 0.					
R0x60DC	**15:0**	**0x0000**	**SCRIPT_CUSTOM_CTRL (R/W)**			**unsigned**
	15:5	X	Undefined			
	4	0x0000	PAUSE If this bit is set and least significant script address bit is 1 then firmware will pause after script is executed. This bit can be used with all types of scripts, not just the custom script. Example use case is if host wants to perform additional sensor initialization after sensor0_conf[7] script is executed.			unsigned
	3	X	Undefined			
	2:0	0x0000	SCH_LEVEL 0 = lowest schedule level ... 3 = highest schedule level 4 = immediately (from interrupt)			unsigned
R0x60DE	**15:0**	**0x0000**	**TRIG (R/W)**			**unsigned**

Table 18. BASIC SYSTEM REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x60E0	**15:0**	**0x0000**	**PWM_CTRL (R/W)**			**unsigned**
	15:8	X	Undefined			
	7:4	0x0000	GPIO GPIO number used to generate PWM signal. Any unused GPIO can be selected with this field. Note that GPIO has to be selected at boot time and cannot be modified at runtime.			unsigned
	3	X	Undefined			
	2	0x0000	SOF_REFRESH Set this bit to refresh PWM configuration on every start of frame.			unsigned
	1	0x0000	REFRESH Set this bit to trigger refresh of PWM configuration.			unsigned
	0	0x0000	ENABLE			unsigned
R0x60E2	**15:0**	**0x0000**	**PWM_DUTY_CYCLE (R/W)**			**ufixed16**
	Duty cycle (fraction of period when signal is high). Format: u0.16					
R0x60E4	**31:0**	**0x00000000**	**PWM_PERIOD (R/W)**			**ufixed8**
	Period in microseconds. Format: u24.8					
R0x60E8	**31:0**	**0x00000000**	**FRAME_PERIOD (R/W)**			**ufixed8**
	If this register is != 0, frame period will be adjusted as with the external trigger mechanism, but using the value of this register (in microseconds). There are several advantages of setting frame rate this way: - Frame rate adjustment can be generally more precise - Lower frame rates can be achieved (using stalling) - Power consumption will be reduced if possible (using stalling) As with trigger, if desired period cannot be met then multiple of period will be used. Format: u24.8					
R0x60F0	**15:0**	**0x8000**	**TRIGGER_CENTER_EXPOSURE (R/W)**			**ufixed16**
	This register can be used to synchronize sensor at arbitrary point during integration (relative to exposure time), when sync_mode is set to center of exposure. Default is 0.5 - middle of exposure. Format: u0.16					
R0x60F2	**15:0**	**0x8000**	**TRIGGER_CENTER_READOUT (R/W)**			**ufixed16**
	This register can be used to synchronize sensor at arbitrary point during readout (relative to total readout time), when sync_mode is set to center of exposure. Default is 0.5 - middle of readout. With this register one can decide to synchronize this camera at the top (0.0) or bottom (1.0) of the image, rather than center (0.5). This is only meaningful with rolling shutter sensors. This register works in combination with trigger_center_exposure. Format: u0.16					
R0x60F4	**15:0**	**0x0000**	**TRIGGER_OFFSET_REL_PERIOD (R/W)**			**fixed12**
	Offset to the trigger relative to the detected trigger period. Also see other trigger_offset* registers. Format: s3.12					
R0x60F6	**15:0**	**0x0000**	**TRIGGER_OFFSET_REL_ACTIVE (R/W)**			**fixed12**
	Offset to the trigger relative to the detected trigger active time. Also see other trigger_offset* registers. Format: s3.12					
R0x60F8	**15:0**	**0x0000**	**TRIGGER_PERIOD_MIN_ET (R/W)**			**ufixed12**
	If this register is set (!= 0) then min exposure time will be limited to detected trigger period multiplied with this value. Final min et will be maximum of all relevant *_min_et settings. Format: u4.12					
R0x60FA	**15:0**	**0x0000**	**TRIGGER_PERIOD_UPPER_ET (R/W)**			**ufixed12**
	If this register is set (!= 0) then upper exposure time will be limited to detected trigger period multiplied with this value. Final upper et will be minimum of all relevant *_upper_et settings. Format: u4.12					

Table 18. BASIC SYSTEM REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x60FC	**15:0**	**0x0000**	**TRIGGER_PERIOD_MAX_ET (R/W)**			**ufixed12**
	If this register is set (!= 0) then max exposure time will be limited to detected trigger period multiplied with this value. Final max et will be minimum of all relevant *_max_et settings. Format: u4.12					
R0x60FE	**15:0**	**0x0000**	**TRIGGER_PERIOD_MANUAL_ET (R/W)**			**ufixed12**
	If this register is set (!= 0) then manual exposure time will be limited to detected trigger period multiplied with this value. Final manual et will be minimum of all relevant *_max_et settings. Format: u4.12					
R0x6100	**15:0**	**0x0000**	**TRIGGER_ACTIVE_MIN_ET (R/W)**			**ufixed12**
	If this register is set (!= 0) then min exposure time will be limited to detected trigger period multiplied with this value. Final min et will be maximum of all relevant *_min_et settings. Format: u4.12					
R0x6102	**15:0**	**0x0000**	**TRIGGER_ACTIVE_UPPER_ET (R/W)**			**ufixed12**
	If this register is set (!= 0) then upper exposure time will be limited to detected trigger period multiplied with this value. Final upper et will be minimum of all relevant *_upper_et settings. Format: u4.12					
R0x6104	**15:0**	**0x0000**	**TRIGGER_ACTIVE_MAX_ET (R/W)**			**ufixed12**
	If this register is set (!= 0) then max exposure time will be limited to detected trigger period multiplied with this value. Final max et will be minimum of all relevant *_max_et settings. Format: u4.12					
R0x6106	**15:0**	**0x0000**	**TRIGGER_ACTIVE_MANUAL_ET (R/W)**			**ufixed12**
	If this register is set (!= 0) then manual exposure time will be limited to detected trigger period multiplied with this value. Final manual et will be minimum of all relevant *_max_et settings. Format: u4.12					
R0x6108	**15:0**	**0x0000**	**TRIGGER_IGNORE_NR (R/W)**			**unsigned**
	This register can be used to ignore specified number of consecutive edges before taking next edge into account.					
R0x610A	**15:0**	**0x0000**	**TRIGGER_HOLDOFF_REL (R/W)**			**ufixed16**
	Trigger holdoff delay relative to current trigger period. When trigger edge is detected, further edges within the holdoff time will not be considered as next trigger. This can be used to improve robustness when trigger signal is noisy or glitchy. Also see "holdoff_best" bit in trigger_ctrl. Format: u0.16					
R0x610C	**15:0**	**0x09C4**	**TRIGGER_HOLDOFF_ABS (R/W)**			**unsigned**
	Trigger holdoff delay in microsecond.					
R0x610E	**15:0**	**0x07D0**	**TRIGGER_STALLING_OVERHEAD (R/W)**			**unsigned**
	Overhead (in microseconds) when un-stalling the sensor. This value need to be set correctly to ensure accurate synchronization when using stalling.					
R0x6110	**15:0**	**0x0000**	**TRIGGER_STALLING_TH (R/W)**			**unsigned**
	Minimum margin (in microseconds) required to use stalling method rather than adjusting vertical blanking to match the trigger. Zero means stalling will not be used (unless there is mismatch, see trigger_max_mismatch register).					
R0x6112	**15:0**	**0x0014**	**TRIGGER_MAX_MISMATCH (R/W)**			**unsigned**
	Maximum allowed mismatch (in microseconds) between trigger signal and the selected synchronized event (sync_mode). If mismatch exceeds this value then next frame will skipped (using stalling method). Zero means no limit (frames will not be skipped). See also trigger_max_mismatch_rel_et.					

Table 18. BASIC SYSTEM REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x6114	**15:0**	**0x0000**	**TRIGGER_CTRL2 (R/W)**			**unsigned**
	15:5	X	Undefined			
	4	0x0000	SHORT_PULSE When this bit is set shorter pulses will be recognized. Pulse is "short" when firmware is not able to process pulse start edge prior end edge is received. Depending on quality of wiring, this kind of edge could be a glitch.			unsigned
	3	0x0000	IGNORE_SHIFT When trigger_ignore_nr is set (or fan is detected) setting this bit will shift to next input trigger edge. This bit is cleared by firmware.			unsigned
	2	0x0000	STALLING_OVERHEAD_TUNE If this bit is set then firmware will try to fine tune the trigger_stalling_overhead value.			unsigned
	1	0x0000	FAN_DETECT If this bit is set then firmware will try to detect if trigger source is standard PC fan. These fans output 2 pulses per rotation. Typically these two pulses are not perfectly evenly spaced. Firmware is trying to exploit that and pick the longer one to synchronize to. This is mainly meant for demonstration purposes.			unsigned
	0	0x0000	LIMIT_MAX_FPS If this bit is set then preview/snapshot/video_max_fps register will be used to limit FPS. Frames will be skipped if necessary, but outputted will remain synchronized to trigger signal.			unsigned
R0x6116	**15:0**	**0x0019**	**TRIGGER_MAX_MISMATCH_REL_ET (R/W)**			**ufixed8**
	Maximum allowed mismatch (relative to current exposure time) between trigger signal and the selected synchronized event (sync_mode). If mismatch exceeds this value then next frame will skipped (using stalling method). Zero means no limit (frames will not be skipped). See also trigger_max_mismatch. Maximum of the two values will be used. Format: u8.8					
R0x6124	**15:0**	**0x0000**	**MIN_FW_BLANK_TIME (R/W)**			**unsigned**
	Minimum time to reserve for firmware execution between frames (in microseconds). Firmware requires certain amount of time between frames to prepare for the next frame. If there's not enough time then frames will be dropped and output FPS is effectively halved. Another side effect of this can also be auto exposure oscillations. FRAME_LOST warning flag will be set when frames are dropped. If this register is set to 0, then firmware will continuously tune the vertical blanking to minimize amount of dropped frames while keeping FPS as high as possible. User can monitor current blanking by subtracting sensor_total_frame_time and sensor_frame_time registers or by observing FPS. The required blanking varies based on many factors and it's hard to pin down. User can provide predetermined optimal value for a given use case by setting this register when avoiding dropped frames is particularly critical. Note: This register is NOT meant to control sensor vertical blanking or limit the bandwidth. See preview_max_fps and throughput_limit registers instead.					

Table 18. BASIC SYSTEM REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x6126	**15:0**	**0x0308**	**TIMESTAMP_CTRL (R/W)**			**unsigned**
	15:10	X	Undefined			
	9	0x0001	RESET_FRAME_CNT Reset frame_cnt.hinf_frame_cnt immediately. This bit can be used to synchronize frame counters across multiple cameras. Frame counter can be embedded into image as part of status structure.			unsigned
	8	0x0001	RESET_UPTIME Reset uptime clock immediately. This bit can be used to synchronize timestamps across multiple cameras. Timestamp can be embedded into image as part of status structure.			unsigned
	7:4	X	Undefined			
	3:2	0x0002	SYNC_MODE Select to which state of readout to sync: 0x0 = Start of frame 0x1 = Start of exposure 0x2 = Center of exposure (center between start of exposure of first pixel and readout of the last pixel)			unsigned
	1:0	X	Undefined			
R0x6128	**31:0**	**0x00000000**	**TIMESTAMP_SEC (R/W)**			**unsigned**
	Timestamp in seconds. This register reflects the time when current image was captured (see timestamp_ctrl.sync_mode). Note: This register is updated by firmware. However, by writing to this register (together with timestamp_sec_frac) one can set the uptime_sec counter. To avoid race condition, use atomic register when writing.					
R0x612C	**31:0**	**0x00000000**	**TIMESTAMP_SEC_FRAC (R/W)**			**ufixed32**
	Timestamp in seconds, fractional part. This register reflects the time when current image was captured (see timestamp_ctrl.sync_mode). Note: This register is updated by firmware. However, by writing to this register (together with timestamp_sec) one can set the uptime_sec_frac counter. To avoid race condition, use atomic register when writing. Format: u0.32					
R0x6130	**15:0**	**0x0000**	**LED_DRIVER (R/W)**			**unsigned**
	15:12	0x0000	GPIO			unsigned
	11:9	X	Undefined			
	8	0x0000	UVLO Enable undervoltage lockout on led driver.			unsigned
	7:0	X	Undefined			
R0x6132	**15:0**	**0x0000**	**THROUGHPUT_LIMIT (R/W)**			**ufixed6**
	Enforce throughput limitation (in MBps) by extending delay between packets (without changing MIPI frequency or number of lanes). Note: This is useful when receiver does not have sufficient buffer to store whole frame before sending it further downstream (most USB bridges). If downstream has sufficient buffer then it is better to use *_max_fps register if throttling is required. Format: u10.6					
R0x6134	**15:0**	**0x0000**	**BOOTDATA_CHECKSUM (R/W)**			**unsigned**
	Bootdata checksum calculated by firmware.					
R0x6136	**15:0**	**0x0000**	**PDAF_TABLE_SC_ADR (R/W)**			**unsigned**
	This register points to PDAF SC table in scratchpad.					
R0x6138	**15:0**	**0x0000**	**PDAF_TABLE_REC_TOL_ADR (R/W)**			**unsigned**
	This register points to PDAF reconstruction tolerance table in scratchpad.					

Table 18. BASIC SYSTEM REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x613A	**15:0**	**0x0000**	**OIS_CTRL (R/W)**			**unsigned**
	15	0x0000	DEBUG_EN			unsigned
	14:8	X	Undefined			
	7	0x0000	SWAP_XY			unsigned
	6	0x0000	MOVIE_STILL Movie/Still Mode Control Command 0x00000000 Movie 0x00000001 Still			unsigned
	5	0x0000	OIS_EN OIS State Control Command 0x00000000 Off 0x00000001 On			unsigned
	4	0x0000	PAN_EN Pan/Tilt State Control Command 0x00000000 Off 0x00000001 On			unsigned
	3:0	0x0000	SERVO 0x00000000 Servo Off 0x00000001 X servo Off 0x00000002 Y servo On 0x00000003 X,Y servo On 0x00000004 Z servo Off 0x00000005 Z servo On			unsigned
R0x613C	**15:0**	**0x0000**	**OIS_X (R/W)**			**fixed15**
	Servo needs to be turned off first. Format: s0.15					
R0x613E	**15:0**	**0x0000**	**OIS_Y (R/W)**			**fixed15**
	Servo needs to be turned off first. Format: s0.15					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0000	**15:0**	**0x0265**	**CHIP_VERSION_REG (RO)**			**unsigned**
	This register defines device ID.					
R0x0002	**15:0**	**0x0000**	**FRAME_CNT (RO)**			**unsigned**
	15:8	RO	HINF_FRAME_CNT HINF frame counter.			unsigned
	7:0	RO	BRAC_FRAME_CNT Bracketing frame counter.			unsigned
R0x0004	**15:0**	**0x0006**	**MANUFACTURER_ID (RO)**			**unsigned**
	This register defines manufacturer ID.					
R0x0006	**15:0**	**0x0000**	**ERROR (RO)**			**unsigned**
	This register contains the last occurred error code.					
R0x0008	**31:0**	**0x00000000**	**ERR_FILE (RO)**			**unsigned**
	If nonzero, this register defines the system address of the last error filename.					
R0x000C	**15:0**	**0x0000**	**ERR_LINE (RO)**			**unsigned**
	If nonzero, this register defines the last error line number.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x000E	**15:0**	**0x0000**	**CON_WP (RO)**			**unsigned**
	This register counts the number of characters written.					
R0x0010	**15:0**	**0x0200**	**CON_SIZE (RO)**			**unsigned**
	This register counts the console buffer size.					
R0x0012	**15:0**	**0x0000**	**CON_BASE (RO)**			**unsigned**
	This register specifies the console buffer base address.					
R0x0014	**15:0**	**0x0000**	**SIPM_ERR_0 (RO)**			**unsigned**
	15:12	RO	FAIL Count of non-recovered I2C master errors (after 16 retries).			unsigned
	11:8	RO	TIMEOUT Count of I2C master timeouts.			unsigned
	7:4	RO	FSM_RST Count of successfully recovered I2C master errors by resetting engine FSM.			unsigned
	3:0	RO	NACK_CLR Count of successfully recovered I2C master errors.			unsigned
R0x0016	**15:0**	**0x0000**	**SIPM_ERR_1 (RO)**			**unsigned**
	15:12	RO	FAIL Count of non-recovered I2C master errors (after 16 retries).			unsigned
	11:8	RO	TIMEOUT Count of I2C master timeouts.			unsigned
	7:4	RO	FSM_RST Count of successfully recovered I2C master errors by resetting engine FSM.			unsigned
	3:0	RO	NACK_CLR Count of successfully recovered I2C master errors.			unsigned
R0x0018	**15:0**	**0x0000**	**DBG_STATS_R (RO)**			**fixed14**
	Debug Statistics R average. Format: s1.14					
R0x001A	**15:0**	**0x0000**	**DBG_STATS_G (RO)**			**fixed14**
	Debug Statistics G average. Format: s1.14					
R0x001C	**15:0**	**0x0000**	**DBG_STATS_B (RO)**			**fixed14**
	Debug Statistics B average. Format: s1.14					
R0x001E	**15:0**	**0x0000**	**DBG_STATS_L (RO)**			**fixed14**
	Debug Statistics L average. Format: s1.14					
R0x0020	**15:0**	**0x0000**	**DBG_STATS_QX (RO)**			**fixed12**
	Debug Statistics qx average. Format: s3.12					
R0x0022	**15:0**	**0x0000**	**DBG_STATS_QY (RO)**			**fixed12**
	Debug Statistics qy average. Format: s3.12					
R0x003E	**15:0**	**0x0000**	**PROF_ID (RO)**			**unsigned**
	This register defines the profile ID.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0040	**15:0**	**0x0000**	**PROF_REVISION_NUMBER (RO)**			**unsigned**
	This register defines the profile revision number.					
R0x0042	**15:0**	**0x0000**	**FW_ID (RO)**			**unsigned**
	This register defines the FW ID.					
R0x0044	**15:0**	**0x0000**	**HINF_STATUS (RO)**			**unsigned**
	15:2	X	Undefined			
	1	RO	HINF_OVR When set, this bit indicates a spoof size limitation error occurred during current frame.			unsigned
	0	RO	SINF_ERR When set, this bit indicates a bandwidth limitation error occurred during current frame.			unsigned
R0x0046	**15:0**	**0x0000**	**TIMING_STATUS (RO)**			**unsigned**
	15:2	X	Undefined			
	1:0	RO	LINE_TIME Indicate why line time cannot be decreased below current value: 0 - Firmware line time calculation was not applied bacause line time was set by user (preview_line_time). 1 - Line time cannot be reduced further due to sensor internal limitations (shutter) or sensor output interface configuration limitations (number of lanes or MIPI frequency). 2 - Line time cannot be reduced further due to AP1302 image pipe bandwidth limitations. 3 - Line time cannot be reduced further due to AP1302 output bandwidth limitation (number of lanes, MIPI frequency, output format).			unsigned
R0x004E	**15:0**	**0x0000**	**FW_REVISION_NUMBER (RO)**			**unsigned**
	This register defines the FW release number.					
R0x0050	**15:0**	**0x0200**	**REVISION_NUMBER (RO)**			**unsigned**
	15:12	RO	CHIP_VERSION This field defines the chip version.			unsigned
	11:8	RO	PROTO_RELEASE This field defines the proto release number.			unsigned
	7:0	RO	RTL_RELEASE This field defines the RTL release number.			unsigned
R0x0052	**15:0**	**0x0000**	**FW_FEATURES_FLAGS (RO)**			**unsigned**
	15:1	X	Undefined			
	0	RO	MODE_3D If this bit is set then appropriate code was compiled into the firmware.			unsigned
R0x0054	**31:0**	**0x00000000**	**CPU_FREQ (RO)**			**fixed16**
	CPU frequency in MHz. Format: s15.16					
R0x0058	**31:0**	**0x00000000**	**IPIPE_FREQ (RO)**			**fixed16**
	Ipipe frequency in MHz. Format: s15.16					
R0x005C	**31:0**	**0x00000000**	**SINF_FREQ (RO)**			**fixed16**
	SINF frequency in MHz. Format: s15.16					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0060	**31:0**	**0x00000000**	**HINF_FREQ (RO)**			**fixed16**
	HINF frequency in MHz. Format: s15.16					
R0x0068	**31:0**	**0x00000000**	**HINF_MIPI_FREQ (RO)**			**fixed16**
	HINF MIPI speed in Mbps (double of actual MHz). Format: s15.16					
R0x006C	**31:0**	**0x00000000**	**IP_FREQ (RO)**			**fixed16**
	IP frequency in MHz. Format: s15.16					
R0x0070	**31:0**	**0x00000000**	**SPI_FREQ (RO)**			**fixed16**
	SPI frequency in MHz. Format: s15.16					
R0x0074	**31:0**	**0x00000000**	**SENSOR_INPUT_FREQ (RO)**			**fixed16**
	Sensor frequency in MHz. Format: s15.16					
R0x0078	**31:0**	**0x00000000**	**SENSOR_PIXEL_FREQ (RO)**			**fixed16**
	Sensor pixel frequency in MHz. Format: s15.16					
R0x007C	**31:0**	**0x00000000**	**SENSOR_OUTPUT_FREQ (RO)**			**fixed16**
	Sensor output frequency in MHz. Format: s15.16					
R0x0080	**15:0**	**0x0000**	**CURRENT_CTRL (RO)**			**unsigned**
	15:2	X	Undefined			
	1:0	RO	CNTX This bit selects the current context: 0x0 = Preview 0x1 = Snapshot 0x2 = Video			unsigned

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0082	**15:0**	**0x0000**	**CURRENT_MODE (RO)**			**unsigned**
	15:14	X	Undefined			
	13:12	RO	CROP_CTRL Depending on output image aspect ratio and zoom factor configuration there may be only part of image sensor array needed to generate output image. This field controls where ROI will be cropped. Actual effect might vary from sensor to sensor, but in general: 0x0 = Crop image on the sensor. Saves the most power (on sensor and AP1302) and/or improves FPS. Statistics cannot be captured on cropped image data so auto-functions cannot use it. 0x1 = Crop image at the front of AP1302 image pipe. ROI from the sensor remains as set by context *_roi_x0/y0/x1/y1. Saves power only on AP1302. Might improve FPS if AP1302 processing is a bottleneck. Statistics cannot be captured on cropped image data so auto-functions cannot use it. 0x2 = Crop image at the end of AP1302 image pipe on the input to resample (scaler). ROI from the sensor and throughout the image pipe remains as set by context *_roi_x0/y0/x1/y1. Statistics can be captured on image data beyond outputted image and auto-functions can use it. 0x3 = Crop image at the end of AP1302 image pipe on the output of resample (scaler). For debug purpose only.			unsigned
	11:9	X	Undefined			
	8	RO	SYNC_FIFO_BIN_Y This field controls the Y binning at the beginning of the image pipe (digital).			unsigned
	7	RO	SYNC_FIFO_BIN_X This field controls the X binning at the beginning of the image pipe (digital).			unsigned
	6:4	X	Undefined			
	3:0	RO	SENSOR_MODE This field controls the sensor readout mode. The exact meaning of this register may vary depending on sensor and AP1302 firmware release. As a rule of thumb, mode 0 typically means native readout. Increasing the value typically enables higher FPS and/or lower power readout modes (binning, scaling, sub-sampling, DPCM). This field does not affect the AP1302 output size - input image from sensor is scaled accordingly to maintain the output size. To change the output size see preview_width / preview_height.			unsigned
R0x0084	**15:0**	**0x0000**	**OUT0_WIDTH (RO)**			**unsigned**
	This register defines current primary output width.					
R0x0086	**15:0**	**0x0000**	**OUT0_HEIGHT (RO)**			**unsigned**
	This register defines current primary output height.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0088	**15:0**	**0x0000**	**OUT0_FMT (RO)**			**unsigned**
	15:13	X	Undefined			
	12	RO	SS Refer to context specific format register description.			unsigned
	11	X	Undefined			
	10	RO	ST_EN Refer to context specific format register description.			unsigned
	9:8	RO	IIS Refer to context specific format register description.			unsigned
	7:4	RO	FT Refer to context specific format register description.			unsigned
	3:0	RO	FST Refer to context specific format register description.			unsigned
R0x008A	**15:0**	**0x0000**	**OUT0_ENABLED (RO)**			**unsigned**
	15:11	X	Undefined			
	10	RO	TEXT If enabled, text is visible on the output image.			unsigned
	9	RO	SATR_MARK If enabled, saturation region marking are visible on the output image.			unsigned
	8	RO	RECTANGLE If enabled, rectangles may be visible on the output image (depend on faced_ctrl, af_ctrl, ...).			unsigned
	7	X	Undefined			
	6	RO	SMILE 0x0 = Smile detection disabled 0x1 = Smile detection enabled			unsigned
	5	RO	FACEP 0x0 = Face parts detection disabled 0x1 = Face parts detection enabled			unsigned
	4	RO	FACED 0x0 = Face detection disabled 0x1 = Face detection enabled			unsigned
	3:0	X	Undefined			
R0x008C	**15:0**	**0x0000**	**OUT0_SF_X (RO)**			**ufixed8**
	Primary output X (width) scale factor. sf == 0.9 - scale down (e.g. 1000 -> 900 pixels) sf == 1.0 - no scaling sf == 1.1 - scale up (e.g. 1000 -> 1100 pixels) Format: u8.8					
R0x008E	**15:0**	**0x0000**	**OUT0_SF_Y (RO)**			**ufixed8**
	Primary output Y (height) scale factor. sf == 0.9 - scale down (e.g. 1000 -> 900 pixels) sf == 1.0 - no scaling sf == 1.1 - scale up (e.g. 1000 -> 1100 pixels) Format: u8.8					
R0x0092	**15:0**	**0x0000**	**OUT1_WIDTH (RO)**			**unsigned**
	This register defines current secondary output width.					
R0x0094	**15:0**	**0x0000**	**OUT1_HEIGHT (RO)**			**unsigned**
	This register defines current secondary output height.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0096	**15:0**	**0x0000**	**OUT1_FMT (RO)**			**unsigned**
	15:13	X	Undefined			
	12	RO	SS Refer to context specific format register description.			unsigned
	11	X	Undefined			
	10	RO	ST_EN Refer to context specific format register description.			unsigned
	9:8	RO	IIS Refer to context specific format register description.			unsigned
	7:4	RO	FT Refer to context specific format register description.			unsigned
	3:0	RO	FST Refer to context specific format register description.			unsigned
R0x0098	**15:0**	**0x0000**	**OUT1_ENABLED (RO)**			**unsigned**
	15:11	X	Undefined			
	10	RO	TEXT If enabled, text is visible on the output image.			unsigned
	9	RO	SATR_MARK If enabled, saturation region marking are visible on the output image.			unsigned
	8	RO	RECTANGLE If enabled, rectangles may be visible on the output image (depend on faced_ctrl, af_ctrl, ...).			unsigned
	7	X	Undefined			
	6	RO	SMILE 0x0 = Smile detection disabled 0x1 = Smile detection enabled			unsigned
	5	RO	FACEP 0x0 = Face parts detection disabled 0x1 = Face parts detection enabled			unsigned
	4	RO	FACED 0x0 = Face detection disabled 0x1 = Face detection enabled			unsigned
	3:0	X	Undefined			
R0x009A	**15:0**	**0x0000**	**OUT1_SF_X (RO)**			**ufixed8**
	Secondary output X (width) scale factor. sf == 0.9 - scale down (e.g. 1000 -> 900 pixels) sf == 1.0 - no scaling sf == 1.1 - scale up (e.g. 1000 -> 1100 pixels) Format: u8.8					
R0x009C	**15:0**	**0x0000**	**OUT1_SF_Y (RO)**			**ufixed8**
	Secondary output Y (height) scale factor. sf == 0.9 - scale down (e.g. 1000 -> 900 pixels) sf == 1.0 - no scaling sf == 1.1 - scale up (e.g. 1000 -> 1100 pixels) Format: u8.8					
R0x00A0	**15:0**	**0x0000**	**OUT2_WIDTH (RO)**			**unsigned**
	This register defines current face detection input width.					
R0x00A2	**15:0**	**0x0000**	**OUT2_HEIGHT (RO)**			**unsigned**
	This register defines current face detection input height.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00A4	**15:0**	**0x0000**	**OUT1_ROI_OUT0_X0 (RO)**			**fixed14**
	Format: s1.14					
R0x00A6	**15:0**	**0x0000**	**OUT1_ROI_OUT0_Y0 (RO)**			**fixed14**
	Format: s1.14					
R0x00A8	**15:0**	**0x0000**	**OUT1_ROI_OUT0_X1 (RO)**			**fixed14**
	Format: s1.14					
R0x00AA	**15:0**	**0x0000**	**OUT1_ROI_OUT0_Y1 (RO)**			**fixed14**
	Format: s1.14					
R0x00AC	**15:0**	**0x0000**	**OUT2_ROI_OUT0_X0 (RO)**			**fixed14**
	Format: s1.14					
R0x00AE	**15:0**	**0x0000**	**OUT2_ROI_OUT0_Y0 (RO)**			**fixed14**
	Format: s1.14					
R0x00B0	**15:0**	**0x0000**	**OUT2_ROI_OUT0_X1 (RO)**			**fixed14**
	Format: s1.14					
R0x00B2	**15:0**	**0x0000**	**OUT2_ROI_OUT0_Y1 (RO)**			**fixed14**
	Format: s1.14					
R0x00B4	**15:0**	**0x0000**	**OUT2_ROI_OUT1_X0 (RO)**			**fixed14**
	Format: s1.14					
R0x00B6	**15:0**	**0x0000**	**OUT2_ROI_OUT1_Y0 (RO)**			**fixed14**
	Format: s1.14					
R0x00B8	**15:0**	**0x0000**	**OUT2_ROI_OUT1_X1 (RO)**			**fixed14**
	Format: s1.14					
R0x00BA	**15:0**	**0x0000**	**OUT2_ROI_OUT1_Y1 (RO)**			**fixed14**
	Format: s1.14					
R0x00BE	**15:0**	**0x000C**	**SENSOR_TYPE (RO)**			**unsigned**
	15:6	X	Undefined			
	5:4	RO	BAYER_ORDER This fields defines Bayer ordering.			unsigned
	3:0	RO	SENSOR_DEPTH This field defines the sensor precision.			unsigned
R0x00C0	**15:0**	**0xFFFE**	**SENSOR_WIDTH_PHY (RO)**			**unsigned**
	Full image width that sensor can produce.					
R0x00C2	**15:0**	**0xFFFE**	**SENSOR_HEIGHT_PHY (RO)**			**unsigned**
	Full image height that sensor can produce.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00C4	15:0	0x0000	SENSOR_WIDTH (RO)			unsigned
	Image width that currently comes from sensor.					
R0x00C6	15:0	0x0000	SENSOR_HEIGHT (RO)			unsigned
	Image height that currently comes from sensor.					
R0x00C8	15:0	0x0000	SENSOR_X0 (RO)			signed
	Start x position of current sensor region of interest.					
R0x00CA	15:0	0x0000	SENSOR_Y0 (RO)			signed
	Start y position of current sensor region of interest.					
R0x00CC	15:0	0x0000	SENSOR_X1 (RO)			signed
	End x position of current sensor region of interest.					
R0x00CE	15:0	0x0000	SENSOR_Y1 (RO)			signed
	End y position of current sensor region of interest.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00D0	**15:0**	**0x0F97**	**SENSOR_SELECT_CUR (RO)**			**unsigned**
	15:14	X	Undefined			
	13	RO	MONOCHROME This bit should be set to 1 when using monochrome sensor.			unsigned
	12	RO	GLOBAL_SHUTTER This bit should be set to 1 when using global shutter sensor.			unsigned
	11:8	RO	TP_MODE This field specifies the Test Pattern Generator Mode: 0x1 = flat color 0x2 = pseudo random (noise) 0x3 = 100% color bars 0x4 = fade to grey bars 0x5 = PRBS1 0x6 = PRBS2 0x7 = PRBS3 0x8 = PRBS4 0x9 = vertical stripes 0xa = vertical ramp 0xb = walking 1's (10bit) 0xc = walking 1's (8bit) 0xd = black and white			unsigned
	7	RO	PATTERN_ON This field specifies if test pattern with matched settings of the selected sensor is enabled.			unsigned
	6	RO	MODE_3D_ON This field specifies if 3D mode is enabled.			unsigned
	5	RO	CLOCK This field specifies selected sensor clock source from PLL. If sensor_input_freq_external register is nonzero this field has no meaning. 0x0 = primary sensor clock 0x1 = secondary sensor clock			unsigned
	4	RO	SINF This field specifies selected sensor interface type: 0x0 = parallel 0x1 = MIPI			unsigned
	3	X	Undefined			
	2	RO	YUV This field specifies selected sensor type: 0x0 = Bayer sensor 0x1 = YUV sensor (SOC)			unsigned
	1:0	RO	SENSOR This field specifies selected sensor: 0x0 = test pattern 0x1 = primary sensor 0x2 = secondary sensor			unsigned

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00D2	**15:0**	**0x036C**	**SENSOR_ADR (RO)**			**unsigned**
	15:11	X	Undefined			
	10	RO	SIPM This field specifies on which SIPM is sensor connected. 0x0 = SIPM0 0x1 = SIPM1			unsigned
	9	RO	DW This field specifies the width/size of the data. 0x0 = 8 bit data 0x1 = 16 bit data			unsigned
	8	RO	AW This field specifies the width/size of the address. 0x0 = 8 bit address 0x1 = 16 bit address			unsigned
	7:1	RO	ID This field specifies selected sensor I2C address (just upper 7bits).			unsigned
	0	X	Undefined			
R0x00D4	**31:0**	**0x00000000**	**SENSOR_LINE_TIME_CLK (RO)**			**unsigned**
	Sensor current line time in us (microseconds).					
R0x00D8	**31:0**	**0x00000000**	**SENSOR_LINE_TIME (RO)**			**fixed16**
	Sensor current line time in us (microseconds). Format: s15.16					
R0x00DC	**31:0**	**0x00000000**	**SENSOR_FRAME_TIME_CLK (RO)**			**unsigned**
	Sensor current frame time in us (microseconds).					
R0x00E0	**31:0**	**0x00000000**	**SENSOR_FRAME_TIME (RO)**			**signed**
	Sensor current frame time in us (microseconds).					
R0x00E4	**31:0**	**0x00000000**	**SENSOR_EXP_TIME_CLK (RO)**			**unsigned**
	Sensor current exposure time in us (microseconds).					
R0x00E8	**31:0**	**0x00000000**	**SENSOR_EXP_TIME (RO)**			**signed**
	Sensor current exposure time in us (microseconds).					
R0x00EC	**31:0**	**0x00000000**	**SENSOR_EXP_TIME_IHDR_CLK (RO)**			**unsigned**
	Sensor current second exposure time in us (microseconds).					
R0x00F0	**31:0**	**0x00000000**	**SENSOR_EXP_TIME_IHDR (RO)**			**signed**
	Sensor current second exposure time in us (microseconds).					
R0x00F4	**31:0**	**0x00000000**	**SENSOR_GAIN (RO)**			**fixed16**
	Sensor current gain. Format: s15.16					
R0x00F8	**31:0**	**0x00000000**	**SENSOR_TOTAL_FRAME_TIME_CLK (RO)**			**unsigned**
	Sensor current total frame time in us (microseconds).					
R0x00FC	**31:0**	**0x00000000**	**SENSOR_TOTAL_FRAME_TIME (RO)**			**signed**
	Sensor current total frame time in us (microseconds).					
R0x0100	**15:0**	**0x0000**	**STATISTICS_ACT_POS (RO)**			**signed**
	Actuator position.					
R0x0102	**15:0**	**0x0000**	**STATISTICS_PREV_ACT_POS (RO)**			**signed**
	Previous actuator position.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0104	**15:0**	**0x0000**	**STATISTICS_ACT_STATUS_PREV_ACT_STATUS (RO)**			**unsigned**
	15:8	RO	STATISTICS_ACT_STATUS Actuator status.			unsigned
	7:0	RO	STATISTICS_PREV_ACT_STATUS Previous actuator status.			unsigned
	Previous actuator status.					
R0x0106	**15:0**	**0x0000**	**STATISTICS_AF_STATS_SLOT_PREV_AF_STATS_SLOT (RO)**			**unsigned**
	15:8	RO	STATISTICS_AF_STATS_SLOT Auto Focus statistics slot. Format: s7			signed
	7:0	RO	STATISTICS_PREV_AF_STATS_SLOT Previous Auto Focus statistics slot. Format: s7			signed
	Previous Auto Focus statistics slot.					
R0x0108	**31:0**	**0x00000000**	**STATISTICS_EW_AVGE_0 (RO)**			**fixed10**
	Average of window edge square value. Format: s21.10					
R0x010C	**31:0**	**0x00000000**	**STATISTICS_EW_AVGE_1 (RO)**			**fixed10**
	Average of window edge square value. Format: s21.10					
R0x0110	**31:0**	**0x00000000**	**STATISTICS_EW_AVGE_2 (RO)**			**fixed10**
	Average of window edge square value. Format: s21.10					
R0x0114	**31:0**	**0x00000000**	**STATISTICS_PREV_EW_AVGE_0 (RO)**			**fixed10**
	Previous average of window edge square value. Format: s21.10					
R0x0118	**31:0**	**0x00000000**	**STATISTICS_PREV_EW_AVGE_1 (RO)**			**fixed10**
	Previous average of window edge square value. Format: s21.10					
R0x011C	**31:0**	**0x00000000**	**STATISTICS_PREV_EW_AVGE_2 (RO)**			**fixed10**
	Previous average of window edge square value. Format: s21.10					
R0x0120	**31:0**	**0x00000000**	**STATISTICS_EW_TAVGE_0 (RO)**			**fixed10**
	Average of window edge square value above threshold. Format: s21.10					
R0x0124	**31:0**	**0x00000000**	**STATISTICS_EW_TAVGE_1 (RO)**			**fixed10**
	Average of window edge square value above threshold. Format: s21.10					
R0x0128	**31:0**	**0x00000000**	**STATISTICS_EW_TAVGE_2 (RO)**			**fixed10**
	Average of window edge square value above threshold. Format: s21.10					
R0x012C	**31:0**	**0x00000000**	**STATISTICS_PREV_EW_TAVGE_0 (RO)**			**fixed10**
	Previous average of window edge square value above threshold. Format: s21.10					
R0x0130	**31:0**	**0x00000000**	**STATISTICS_PREV_EW_TAVGE_1 (RO)**			**fixed10**
	Previous average of window edge square value above threshold. Format: s21.10					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0134	31:0	0x00000000	STATISTICS_PREV_EW_TAVGE_2 (RO)			fixed10
	Previous average of window edge square value above threshold. Format: s21.10					
R0x0138	31:0	0x00000000	STATISTICS_EW_AVGL_0 (RO)			fixed10
	Average of window luminance square value. Format: s21.10					
R0x013C	31:0	0x00000000	STATISTICS_EW_AVGL_1 (RO)			fixed10
	Average of window luminance square value. Format: s21.10					
R0x0140	31:0	0x00000000	STATISTICS_EW_AVGL_2 (RO)			fixed10
	Average of window luminance square value. Format: s21.10					
R0x0144	31:0	0x00000000	STATISTICS_PREV_EW_AVGL_0 (RO)			fixed10
	Previous average of window luminance square value. Format: s21.10					
R0x0148	31:0	0x00000000	STATISTICS_PREV_EW_AVGL_1 (RO)			fixed10
	Previous average of window luminance square value. Format: s21.10					
R0x014C	31:0	0x00000000	STATISTICS_PREV_EW_AVGL_2 (RO)			fixed10
	Previous average of window luminance square value. Format: s21.10					
R0x0150	31:0	0x00000000	STATISTICS_EW_TAVGL_0 (RO)			fixed10
	Average of window luminance square value above threshold. Format: s21.10					
R0x0154	31:0	0x00000000	STATISTICS_EW_TAVGL_1 (RO)			fixed10
	Average of window luminance square value above threshold. Format: s21.10					
R0x0158	31:0	0x00000000	STATISTICS_EW_TAVGL_2 (RO)			fixed10
	Average of window luminance square value above threshold. Format: s21.10					
R0x015C	31:0	0x00000000	STATISTICS_PREV_EW_TAVGL_0 (RO)			fixed10
	Previous average of window luminance square value above threshold. Format: s21.10					
R0x0160	31:0	0x00000000	STATISTICS_PREV_EW_TAVGL_1 (RO)			fixed10
	Previous average of window luminance square value above threshold. Format: s21.10					
R0x0164	31:0	0x00000000	STATISTICS_PREV_EW_TAVGL_2 (RO)			fixed10
	Previous average of window luminance square value above threshold. Format: s21.10					
R0x0168	15:0	0x0000	STATISTICS_EW_RCNT_0 (RO)			ufixed16
	Window relative count of valid edge pixels. Format: u0.16					
R0x016A	15:0	0x0000	STATISTICS_EW_RCNT_1 (RO)			ufixed16
	Window relative count of valid edge pixels. Format: u0.16					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x016C	**15:0**	**0x0000**	**STATISTICS_EW_RCNT_2 (RO)**			**ufixed16**
	Window relative count of valid edge pixels. Format: u0.16					
R0x016E	**15:0**	**0x0000**	**STATISTICS_PREV_EW_RCNT_0 (RO)**			**ufixed16**
	Previous window relative count of valid edge pixels. Format: u0.16					
R0x0170	**15:0**	**0x0000**	**STATISTICS_PREV_EW_RCNT_1 (RO)**			**ufixed16**
	Previous window relative count of valid edge pixels. Format: u0.16					
R0x0172	**15:0**	**0x0000**	**STATISTICS_PREV_EW_RCNT_2 (RO)**			**ufixed16**
	Previous window relative count of valid edge pixels. Format: u0.16					
R0x0174	**15:0**	**0x0000**	**STATISTICS_EW_TRCNT_0 (RO)**			**ufixed16**
	Window relative count of valid edge pixels above threshold. Format: u0.16					
R0x0176	**15:0**	**0x0000**	**STATISTICS_EW_TRCNT_1 (RO)**			**ufixed16**
	Window relative count of valid edge pixels above threshold. Format: u0.16					
R0x0178	**15:0**	**0x0000**	**STATISTICS_EW_TRCNT_2 (RO)**			**ufixed16**
	Window relative count of valid edge pixels above threshold. Format: u0.16					
R0x017A	**15:0**	**0x0000**	**STATISTICS_PREV_EW_TRCNT_0 (RO)**			**ufixed16**
	Previous window relative count of valid edge pixels above threshold. Format: u0.16					
R0x017C	**15:0**	**0x0000**	**STATISTICS_PREV_EW_TRCNT_1 (RO)**			**ufixed16**
	Previous window relative count of valid edge pixels above threshold. Format: u0.16					
R0x017E	**15:0**	**0x0000**	**STATISTICS_PREV_EW_TRCNT_2 (RO)**			**ufixed16**
	Previous window relative count of valid edge pixels above threshold. Format: u0.16					
R0x0180	**31:0**	**0x00000000**	**STATISTICS_PREV_EW_MAXE (RO)**			**fixed8**
	Value of maximum (sharpest) edges within a window. Format: s23.8					
R0x0184	**15:0**	**0x0F00**	**PP_EDGE_STATS_LTH (RO)**			**ufixed12**
	15:12	X	Undefined			
	11:0	RO	PP_EDGE_STATS_LTH Luminance threshold for statistics edge value calculation. If any value within 7x7 kernel is above the threshold, edge value will be ignored. Increase to tolerate higher luminance for edge value calcu-lation. Format: u0.12			ufixed12
	Luminance threshold for statistics edge value calculation. If any value within 7x7 kernel is above the threshold, edge value will be ignored. Increase to tolerate higher luminance for edge value calculation. Format: u0.12					
R0x0186	**15:0**	**0x0000**	**AE_BV (RO)**			**fixed8**
	This register holds the current brightness value. Format: s7.8					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0188	**15:0**	**0x0000**	**AE_BV_SENSOR (RO)**			**fixed8**
	This register holds the current sensor brightness value (value written in sensor). Format: s7.8					
R0x018A	**15:0**	**0x0000**	**AE_TV (RO)**			**fixed8**
	This register holds time value in APEX format. Format: s7.8					
R0x018C	**15:0**	**0x0000**	**AE_DV (RO)**			**fixed8**
	This register holds digital gain value in APEX format. Format: s7.8					
R0x018E	**15:0**	**0x0000**	**AE_GV (RO)**			**fixed8**
	This register holds total gain value in APEX format. Format: s7.8					
R0x0190	**15:0**	**0x0000**	**AE_STATUS (RO)**			**unsigned**
	This register is set by AE when algorithm is converged.					
R0x0192	**15:0**	**0x0100**	**AE_GAIN (RO)**			**ufixed8**
	This register displays current AE Gain. Format: u8.8					
R0x0194	**31:0**	**0x00000000**	**AE_EXP_TIME (RO)**			**unsigned**
	This register displays current exposure time in us (microseconds).					
R0x0198	**15:0**	**0x0000**	**AE_ISO (RO)**			**unsigned**
	This register holds current ISO speed in. 100 = ISO 100 200 = ISO 200 400 = ISO 400 800 = ISO 800 1600 = ISO 1600 3200 = ISO 3200 6400 = ISO 6400					
R0x019A	**15:0**	**0x0000**	**BLUR (RO)**			**ufixed8**
	15	X	Undefined			
	14:0	RO	BLUR This register holds the current blur value. Format: u7.8			ufixed8
	This register holds the current blur value. Format: u7.8					
R0x01A4	**15:0**	**0x0000**	**ACT_POS (RO)**			**signed**
	Actuator position (0 = inf).					
R0x01A6	**15:0**	**0x0000**	**ACT_NEXT_POS (RO)**			**signed**
	Actuator next scheduled position (0 = inf).					
R0x01A8	**15:0**	**0x0000**	**ACT_QPOS (RO)**			**unsigned**
	Actuator immediate queue position (0 = inf).					
R0x01AA	**15:0**	**0x0000**	**ACT_STATUS (RO)**			**unsigned**
	Actuator status.					
R0x01AC	**31:0**	**0x00000000**	**ACT_MOVE_TIME (RO)**			**signed**
	Actuator moving time.					
R0x01B0	**15:0**	**0x0000**	**AF_POS (RO)**			**signed**
	Auto Focus position (0 = inf).					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x01B2	**15:0**	**0x0000**	**AF_STATUS (RO)**			**unsigned**
	15:8	RO	FACE_ID Field hold unique face identifier of the face that is being used for uROI. Value is valid only in Face uROI mode.			unsigned
	7	RO	SP_FF_FLAG Flag indicates status of Fast Focus completion in second pass. Flags can set only if Fast Focus is enabled (AF_CTRL[FF_ENABLE]).			unsigned
	6	RO	FP_FF_FLAG Flag indicates status of Fast Focus completion in first pass. Flags can set only if Fast Focus is enabled (AF_CTRL[FF_ENABLE]).			unsigned
	5:4	RO	UROI This field defines used user Region-Of-Interest. It has following values: 0x0 = Center UROI 0x1 = Manual UROI 0x2 = Face UROI			unsigned
	3	X	Undefined			
	2	RO	FAILED Flag indicates that AF operation failed. In Single or Continuous Single Scan Mode, it is set if scanning founds no focus point. In Continuous Mode, it is set if Excuse2 State fails. In all other modes, flag is left unchanged. In case of failure, Failed flag is always set before Busy flag is cleared.			unsigned
	1	RO	BUSY Flag indicates that AF operation is in process. Any process can always be canceled or changed by changing AF_CTRL[MODE] field. In Single or Continuous Single Scan Mode, flag is set during scanning. In Continuous Mode, flag is set in Search, Move or Excuse State. In all other modes, it is left unchanged.			unsigned
	0	RO	WAITING Flag indicates that AF operation is waiting for scene to stabilize. Flag can only be set in Continuous Single or Continuous Mode.			unsigned
R0x01B4	**15:0**	**0x0000**	**AF_STATE (RO)**			**unsigned**
	Auto Focus state.					
R0x01B6	**15:0**	**0x1800**	**AF_UROI_X0 (RO)**			**fixed14**
	Top-left corner relative output image X coordinate of user AF ROI. Format: s1.14					
R0x01B8	**15:0**	**0x1800**	**AF_UROI_Y0 (RO)**			**fixed14**
	Top-left corner relative output image Y coordinate of user AF ROI. Format: s1.14					
R0x01BA	**15:0**	**0x2800**	**AF_UROI_X1 (RO)**			**fixed14**
	Bottom-right corner relative output image X coordinate of user AF ROI. Format: s1.14					
R0x01BC	**15:0**	**0x2800**	**AF_UROI_Y1 (RO)**			**fixed14**
	Bottom-right corner relative output image Y coordinate of user AF ROI. Format: s1.14					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x01BE	**15:0**	**0x0000**	**AF_STATS_SLOT_NEXT_SLOT (RO)**			**unsigned**
	15:8	RO	AF_STATS_SLOT Auto Focus statistics slot. Format: s7			signed
	7:0	RO	AF_STATS_NEXT_SLOT Auto Focus statistics next scheduled slot. Format: s7			signed
	Auto Focus statistics next scheduled slot.					
R0x01C0	**31:0**	**0x00000000**	**AF_EHIST_OFS (RO)**			**unsigned**
	31:22	X	Undefined			
	21:0	RO	AF_EHIST_OFS Auto Focus edge histogram offset.			unsigned
	Auto Focus edge histogram offset.					
R0x01C4	**15:0**	**0x0000**	**AF_EHIST_SH_MARKER (RO)**			**unsigned**
	15:8	RO	AF_EHIST_SH Auto Focus edge histogram shift. Format: s7			signed
	7:4	RO	MODE Auto Focus marker type: 0x0 = normal 0x1 = face			unsigned
	3:0	RO	STATE Auto Focus marker state: 0x0 = off 0x1 = waiting 0x2 = busy (focusing in progress) 0x3 = finish (successful completion) 0x4 = error (successful completion)			unsigned
R0x01C6	**15:0**	**0x0000**	**AF_MARKER_UROI_X0 (RO)**			**fixed14**
	Top-left corner relative output image X coordinate of AF marker. Format: s1.14					
R0x01C8	**15:0**	**0x0000**	**AF_MARKER_UROI_Y0 (RO)**			**fixed14**
	Top-left corner relative output image Y coordinate of AF marker. Format: s1.14					
R0x01CA	**15:0**	**0x0000**	**AF_MARKER_UROI_X1 (RO)**			**fixed14**
	Bottom-right corner relative output image X coordinate of AF marker. Format: s1.14					
R0x01CC	**15:0**	**0x0000**	**AF_MARKER_UROI_Y1 (RO)**			**fixed14**
	Bottom-right corner relative output image Y coordinate of AF marker. Format: s1.14					
R0x01CE	**15:0**	**0x0000**	**AWB_STATUS (RO)**			**unsigned**
	15:3	X	Undefined			
	2	RO	VALID This field is set by AWB when the algorithm was run and the white point was obtained.			unsigned
	1:0	RO	LOCK This field is set by AWB when the algorithm is enabled: 0x0 = AWB is searching 0x1 = AWB just found a white candidate 0x2 = AWB locked 0x3 = AWB locked and in lazy mode			unsigned

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x01D0	**15:0**	**0x0000**	**AWB_QX (RO)**			**fixed12**
	This register together with the AWB_QY register defines the current white point. This register gets updated by the AWB with the qx coordinate. Format: s3.12					
R0x01D2	**15:0**	**0x0000**	**AWB_QY (RO)**			**fixed12**
	This register together with the AWB_QX register defines the current white point. This register gets updated by the AWB with the qy coordinate. Format: s3.12					
R0x01D4	**15:0**	**0x1388**	**AWB_TEMP (RO)**			**unsigned**
	This register contains the current white point position according to black body curve. This register gets updated with the temperature (in Kelvins) and of the illumination detected by the AWB algorithm.					
R0x01D6	**15:0**	**0x0000**	**AWB_HIST_QX0 (RO)**			**fixed12**
	AWB internal/derived configuration parameter. Format: s3.12					
R0x01D8	**15:0**	**0x0000**	**AWB_HIST_QX_SCALE (RO)**			**fixed12**
	AWB internal/derived configuration parameter. Format: s3.12					
R0x01DA	**15:0**	**0x0000**	**AWB_STATS_TYPE (RO)**			**unsigned**
	15:3	X	Undefined			
	2:0	RO	AWB_STATS_TYPE AWB internal parameter, showing currently captured statistics: 0x0 = stats disabled 0x1 = open completely 0x2 = white, extended, sky, veg 0x3 = white, extended, sky, skin			unsigned
	AWB internal parameter, showing currently captured statistics: 0x0 = stats disabled 0x1 = open completely 0x2 = white, extended, sky, veg 0x3 = white, extended, sky, skin					
R0x01DC	**15:0**	**0x0000**	**AWB_PERIM_NUM (RO)**			**unsigned**
	15:4	X	Undefined			
	3:0	RO	AWB_PERIM_NUM AWB internal parameter, containing number of currently captured bounds.			unsigned
	AWB internal parameter, containing number of currently captured bounds.					
R0x01DE	**15:0**	**0x0000**	**AWB_PERIM_QX_0 (RO)**			**fixed12**
	AWB internal/derived histogram. Format: s3.12					
R0x01E0	**15:0**	**0x0000**	**AWB_PERIM_QX_1 (RO)**			**fixed12**
	AWB internal/derived histogram. Format: s3.12					
R0x01E2	**15:0**	**0x0000**	**AWB_PERIM_QX_2 (RO)**			**fixed12**
	AWB internal/derived histogram. Format: s3.12					
R0x01E4	**15:0**	**0x0000**	**AWB_PERIM_QX_3 (RO)**			**fixed12**
	AWB internal/derived histogram. Format: s3.12					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x01E6	15:0	0x0000	AWB_PERIM_QX_4 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x01E8	15:0	0x0000	AWB_PERIM_QX_5 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x01EA	15:0	0x0000	AWB_PERIM_QX_6 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x01EC	15:0	0x0000	AWB_PERIM_QX_7 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x01EE	15:0	0x0000	AWB_PERIM_QX_8 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x01F0	15:0	0x0000	AWB_PERIM_QX_9 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x01F2	15:0	0x0000	AWB_PERIM_QX_10 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x01F4	15:0	0x0000	AWB_PERIM_QX_11 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x01F6	15:0	0x0000	AWB_PERIM_QX_12 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x01F8	15:0	0x0000	AWB_PERIM_QX_13 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x01FA	15:0	0x0000	AWB_PERIM_QX_14 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x01FC	15:0	0x0000	AWB_PERIM_QX_15 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x01FE	15:0	0x0000	AWB_PERIM_QY_UP_0 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x0200	15:0	0x0000	AWB_PERIM_QY_UP_1 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x0202	15:0	0x0000	AWB_PERIM_QY_UP_2 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0204	15:0	0x0000	**AWB_PERIM_QY_UP_3 (RO)**			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x0206	15:0	0x0000	**AWB_PERIM_QY_UP_4 (RO)**			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x0208	15:0	0x0000	**AWB_PERIM_QY_UP_5 (RO)**			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x020A	15:0	0x0000	**AWB_PERIM_QY_UP_6 (RO)**			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x020C	15:0	0x0000	**AWB_PERIM_QY_UP_7 (RO)**			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x020E	15:0	0x0000	**AWB_PERIM_QY_UP_8 (RO)**			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x0210	15:0	0x0000	**AWB_PERIM_QY_UP_9 (RO)**			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x0212	15:0	0x0000	**AWB_PERIM_QY_UP_10 (RO)**			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x0214	15:0	0x0000	**AWB_PERIM_QY_UP_11 (RO)**			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x0216	15:0	0x0000	**AWB_PERIM_QY_UP_12 (RO)**			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x0218	15:0	0x0000	**AWB_PERIM_QY_UP_13 (RO)**			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x021A	15:0	0x0000	**AWB_PERIM_QY_UP_14 (RO)**			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x021C	15:0	0x0000	**AWB_PERIM_QY_UP_15 (RO)**			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x021E	15:0	0x0000	**AWB_PERIM_QY_DOWN_0 (RO)**			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x0220	15:0	0x0000	**AWB_PERIM_QY_DOWN_1 (RO)**			fixed12
	AWB internal/derived histogram. Format: s3.12					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0222	15:0	0x0000	AWB_PERIM_QY_DOWN_2 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x0224	15:0	0x0000	AWB_PERIM_QY_DOWN_3 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x0226	15:0	0x0000	AWB_PERIM_QY_DOWN_4 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x0228	15:0	0x0000	AWB_PERIM_QY_DOWN_5 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x022A	15:0	0x0000	AWB_PERIM_QY_DOWN_6 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x022C	15:0	0x0000	AWB_PERIM_QY_DOWN_7 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x022E	15:0	0x0000	AWB_PERIM_QY_DOWN_8 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x0230	15:0	0x0000	AWB_PERIM_QY_DOWN_9 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x0232	15:0	0x0000	AWB_PERIM_QY_DOWN_10 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x0234	15:0	0x0000	AWB_PERIM_QY_DOWN_11 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x0236	15:0	0x0000	AWB_PERIM_QY_DOWN_12 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x0238	15:0	0x0000	AWB_PERIM_QY_DOWN_13 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x023A	15:0	0x0000	AWB_PERIM_QY_DOWN_14 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x023C	15:0	0x0000	AWB_PERIM_QY_DOWN_15 (RO)			fixed12
	AWB internal/derived histogram. Format: s3.12					
R0x023E	15:0	0x0000	AWB_INHERENT_VALUE (RO)			fixed12
	AWB applied inherent/unavoidable global value (log gain). Format: s3.12					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0240	15:0	0x0000	COGNIZE_GAMUT_QXO (RO)			fixed12
	Current AWB gamut statistics qx offset. Same as awb_qx. Format: s3.12					
R0x0242	15:0	0x0000	COGNIZE_GAMUT_QYO (RO)			fixed12
	Current AWB gamut statistics qy offset. Same as awb_qy. Format: s3.12					
R0x0244	15:0	0x0000	COGNIZE_GAMUT_QRO (RO)			fixed12
	Current AWB gamut statistics qr offset. Derived from awb_qx/qy. Format: s3.12					
R0x0246	15:0	0x0000	COGNIZE_GAMUT_QBO (RO)			fixed12
	Current AWB gamut statistics qb offset. Derived from awb_qx/qy. Format: s3.12					
R0x0248	15:0	0x0000	COGNIZE_GAMUT_0 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x024A	15:0	0x0000	COGNIZE_GAMUT_1 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x024C	15:0	0x0000	COGNIZE_GAMUT_2 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x024E	15:0	0x0000	COGNIZE_GAMUT_3 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x0250	15:0	0x0000	COGNIZE_GAMUT_4 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x0252	15:0	0x0000	COGNIZE_GAMUT_5 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x0254	15:0	0x0000	COGNIZE_GAMUT_6 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x0256	15:0	0x0000	COGNIZE_GAMUT_7 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x0258	15:0	0x0000	COGNIZE_GAMUT_8 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x025A	15:0	0x0000	COGNIZE_GAMUT_9 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x025C	15:0	0x0000	COGNIZE_GAMUT_10 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x025E	15:0	0x0000	COGNIZE_GAMUT_11 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x0260	15:0	0x0000	COGNIZE_GAMUT_12 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x0262	15:0	0x0000	COGNIZE_GAMUT_13 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x0264	15:0	0x0000	COGNIZE_GAMUT_14 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x0266	15:0	0x0000	COGNIZE_GAMUT_15 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x0268	15:0	0x0000	COGNIZE_GAMUT_16 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x026A	15:0	0x0000	COGNIZE_GAMUT_17 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x026C	15:0	0x0000	COGNIZE_GAMUT_18 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x026E	15:0	0x0000	COGNIZE_GAMUT_19 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x0270	15:0	0x0000	COGNIZE_GAMUT_20 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x0272	15:0	0x0000	COGNIZE_GAMUT_21 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x0274	15:0	0x0000	COGNIZE_GAMUT_22 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x0276	15:0	0x0000	COGNIZE_GAMUT_23 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x0278	15:0	0x0000	COGNIZE_GAMUT_24 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x027A	15:0	0x0000	COGNIZE_GAMUT_25 (RO)			fixed12
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x027C	**15:0**	**0x0000**	**COGNIZE_GAMUT_26 (RO)**			**fixed12**
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x027E	**15:0**	**0x0000**	**COGNIZE_GAMUT_27 (RO)**			**fixed12**
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x0280	**15:0**	**0x0000**	**COGNIZE_GAMUT_28 (RO)**			**fixed12**
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x0282	**15:0**	**0x0000**	**COGNIZE_GAMUT_29 (RO)**			**fixed12**
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x0284	**15:0**	**0x0000**	**COGNIZE_GAMUT_30 (RO)**			**fixed12**
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x0286	**15:0**	**0x0000**	**COGNIZE_GAMUT_31 (RO)**			**fixed12**
	AWB gamut color region limitations four times (qx, qy, qr, qb) min/max values each, respectively. Format: s3.12					
R0x0288	**15:0**	**0x0000**	**COGNIZE_GAMUTG_0 (RO)**			**unsigned**
	15:12	X	Undefined			
	11:0	RO	COGNIZE_GAMUTG AWB gamut luma/green region limitations four times min/max values each.			unsigned
	AWB gamut luma/green region limitations four times min/max values each.					
R0x028A	**15:0**	**0x0000**	**COGNIZE_GAMUTG_1 (RO)**			**unsigned**
	15:12	X	Undefined			
	11:0	RO	COGNIZE_GAMUTG AWB gamut luma/green region limitations four times min/max values each.			unsigned
	AWB gamut luma/green region limitations four times min/max values each.					
R0x028C	**15:0**	**0x0000**	**COGNIZE_GAMUTG_2 (RO)**			**unsigned**
	15:12	X	Undefined			
	11:0	RO	COGNIZE_GAMUTG AWB gamut luma/green region limitations four times min/max values each.			unsigned
	AWB gamut luma/green region limitations four times min/max values each.					
R0x028E	**15:0**	**0x0000**	**COGNIZE_GAMUTG_3 (RO)**			**unsigned**
	15:12	X	Undefined			
	11:0	RO	COGNIZE_GAMUTG AWB gamut luma/green region limitations four times min/max values each.			unsigned
	AWB gamut luma/green region limitations four times min/max values each.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0290	**15:0**	**0x0000**	**COGNIZE_GAMUTG_4 (RO)**			**unsigned**
	15:12	X	Undefined			
	11:0	RO	COGNIZE_GAMUTG AWB gamut luma/green region limitations four times min/max values each.			unsigned
	AWB gamut luma/green region limitations four times min/max values each.					
R0x0292	**15:0**	**0x0000**	**COGNIZE_GAMUTG_5 (RO)**			**unsigned**
	15:12	X	Undefined			
	11:0	RO	COGNIZE_GAMUTG AWB gamut luma/green region limitations four times min/max values each.			unsigned
	AWB gamut luma/green region limitations four times min/max values each.					
R0x0294	**15:0**	**0x0000**	**COGNIZE_GAMUTG_6 (RO)**			**unsigned**
	15:12	X	Undefined			
	11:0	RO	COGNIZE_GAMUTG AWB gamut luma/green region limitations four times min/max values each.			unsigned
	AWB gamut luma/green region limitations four times min/max values each.					
R0x0296	**15:0**	**0x0000**	**COGNIZE_GAMUTG_7 (RO)**			**unsigned**
	15:12	X	Undefined			
	11:0	RO	COGNIZE_GAMUTG AWB gamut luma/green region limitations four times min/max values each.			unsigned
	AWB gamut luma/green region limitations four times min/max values each.					
R0x029C	**15:0**	**0x0000**	**COGNIZE_NZX (RO)**			**unsigned**
	Number of cognize_type zones in horizontal direction.					
R0x029E	**15:0**	**0x0000**	**COGNIZE_NZY (RO)**			**unsigned**
	Number of cognize_type zones in vertical direction.					

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x02A0</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_0_1 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_0
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_1
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02A2	**15:0**	**0x0000**	**COGNIZE_TYPE_2_3 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_2 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_3 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02A4	**15:0**	**0x0000**	**COGNIZE_TYPE_4_5 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_4 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_5 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02A6	**15:0**	**0x0000**	**COGNIZE_TYPE_6_7 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_6 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_7 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02A8	**15:0**	**0x0000**	**COGNIZE_TYPE_8_9 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_8 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_9 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02AA	**15:0**	**0x0000**	**COGNIZE_TYPE_10_11 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_10 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_11 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02AC	**15:0**	**0x0000**	**COGNIZE_TYPE_12_13 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_12 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_13 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02AE	**15:0**	**0x0000**	**COGNIZE_TYPE_14_15 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_14 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_15 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02B0	**15:0**	**0x0000**	**COGNIZE_TYPE_16_17 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_16 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_17 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02B2	**15:0**	**0x0000**	**COGNIZE_TYPE_18_19 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_18 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_19 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x02B4</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_20_21 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_20
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_21
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x02B6</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_22_23 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_22
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_23
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02B8	**15:0**	**0x0000**	**COGNIZE_TYPE_24_25 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_24 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_25 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02BA	**15:0**	**0x0000**	**COGNIZE_TYPE_26_27 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_26 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_27 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02BC	**15:0**	**0x0000**	**COGNIZE_TYPE_28_29 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_28 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_29 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02BE	**15:0**	**0x0000**	**COGNIZE_TYPE_30_31 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_30 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_31 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02C0	**15:0**	**0x0000**	**COGNIZE_TYPE_32_33 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_32 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_33 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02C2	**15:0**	**0x0000**	**COGNIZE_TYPE_34_35 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_34 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_35 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02C4	**15:0**	**0x0000**	**COGNIZE_TYPE_36_37 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_36 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_37 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">**R0x02C6**</td><td>**15:0**</td><td>**0x0000**</td><td>**COGNIZE_TYPE_38_39 (RO)**</td><td></td><td></td><td>**unsigned**</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_38
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_39
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02C8	**15:0**	**0x0000**	**COGNIZE_TYPE_40_41 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_40 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_41 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x02CA</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_42_43 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_42
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_43
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02CC	**15:0**	**0x0000**	**COGNIZE_TYPE_44_45 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_44 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_45 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02CE	**15:0**	**0x0000**	**COGNIZE_TYPE_46_47 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_46 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_47 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02D0	**15:0**	**0x0000**	**COGNIZE_TYPE_48_49 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_48 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_49 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02D2	**15:0**	**0x0000**	**COGNIZE_TYPE_50_51 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_50 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_51 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x02D4</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_52_53 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_52
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_53
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02D6	**15:0**	**0x0000**	**COGNIZE_TYPE_54_55 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_54 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_55 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02D8	**15:0**	**0x0000**	**COGNIZE_TYPE_56_57 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_56 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_57 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02DA	**15:0**	**0x0000**	**COGNIZE_TYPE_58_59 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_58 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_59 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">**R0x02DC**</td><td>**15:0**</td><td>**0x0000**</td><td>**COGNIZE_TYPE_60_61 (RO)**</td><td></td><td></td><td>**unsigned**</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_60
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_61
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02DE	**15:0**	**0x0000**	**COGNIZE_TYPE_62_63 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_62 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_63 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02E0	**15:0**	**0x0000**	**COGNIZE_TYPE_64_65 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_64 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_65 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02E2	**15:0**	**0x0000**	**COGNIZE_TYPE_66_67 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_66 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_67 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02E4	**15:0**	**0x0000**	**COGNIZE_TYPE_68_69 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_68 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_69 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02E6	**15:0**	**0x0000**	**COGNIZE_TYPE_70_71 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_70 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_71 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02E8	**15:0**	**0x0000**	**COGNIZE_TYPE_72_73 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_72 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_73 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x02EA</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_74_75 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_74
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_75
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02EC	**15:0**	**0x0000**	**COGNIZE_TYPE_76_77 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_76 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_77 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02EE	**15:0**	**0x0000**	**COGNIZE_TYPE_78_79 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_78 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_79 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02F0	**15:0**	**0x0000**	**COGNIZE_TYPE_80_81 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_80 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_81 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x02F2</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_82_83 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_82
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_83
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02F4	**15:0**	**0x0000**	**COGNIZE_TYPE_84_85 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_84 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_85 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02F6	**15:0**	**0x0000**	**COGNIZE_TYPE_86_87 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_86 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_87 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02F8	**15:0**	**0x0000**	**COGNIZE_TYPE_88_89 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_88 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_89 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x02FA</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_90_91 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_90
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_91
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02FC	**15:0**	**0x0000**	**COGNIZE_TYPE_92_93 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_92 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_93 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x02FE	**15:0**	**0x0000**	**COGNIZE_TYPE_94_95 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_94 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_95 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0300	**15:0**	**0x0000**	**COGNIZE_TYPE_96_97 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_96 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_97 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x0302</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_98_99 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_98
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_99
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x0304</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_100_101 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_100
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_101
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0306	**15:0**	**0x0000**	**COGNIZE_TYPE_102_103 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_102 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_103 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0308	**15:0**	**0x0000**	**COGNIZE_TYPE_104_105 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_104 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_105 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x030A	**15:0**	**0x0000**	**COGNIZE_TYPE_106_107 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_106 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_107 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x030C	**15:0**	**0x0000**	**COGNIZE_TYPE_108_109 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_108 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_109 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x030E	**15:0**	**0x0000**	**COGNIZE_TYPE_110_111 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_110 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_111 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0310	**15:0**	**0x0000**	**COGNIZE_TYPE_112_113 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_112 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_113 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0312	**15:0**	**0x0000**	**COGNIZE_TYPE_114_115 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_114 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_115 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x0314</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_116_117 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_116
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_117
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x0316</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_118_119 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_118
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_119
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0318	**15:0**	**0x0000**	**COGNIZE_TYPE_120_121 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_120 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_121 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x031A	**15:0**	**0x0000**	**COGNIZE_TYPE_122_123 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_122 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_123 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x031C	**15:0**	**0x0000**	**COGNIZE_TYPE_124_125 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_124 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_125 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x031E	**15:0**	**0x0000**	**COGNIZE_TYPE_126_127 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_126 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_127 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0320	**15:0**	**0x0000**	**COGNIZE_TYPE_128_129 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_128 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_129 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0322	**15:0**	**0x0000**	**COGNIZE_TYPE_130_131 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_130 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_131 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0324	**15:0**	**0x0000**	**COGNIZE_TYPE_132_133 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_132 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_133 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0326	**15:0**	**0x0000**	**COGNIZE_TYPE_134_135 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_134 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_135 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x0328</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_136_137 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_136
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_137
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x032A	**15:0**	**0x0000**	**COGNIZE_TYPE_138_139 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_138 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_139 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x032C	**15:0**	**0x0000**	**COGNIZE_TYPE_140_141 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_140 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_141 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x032E</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_142_143 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_142
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_143
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0330	**15:0**	**0x0000**	**COGNIZE_TYPE_144_145 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_144 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_145 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x0332</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_146_147 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_146
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_147
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0334	**15:0**	**0x0000**	**COGNIZE_TYPE_148_149 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_148 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_149 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0336	**15:0**	**0x0000**	**COGNIZE_TYPE_150_151 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_150 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_151 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x0338</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_152_153 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_152
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_153
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x033A</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_154_155 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_154
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_155
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x033C</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_156_157 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_156
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_157
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x033E	**15:0**	**0x0000**	**COGNIZE_TYPE_158_159 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_158 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_159 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0340	**15:0**	**0x0000**	**COGNIZE_TYPE_160_161 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_160 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_161 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x0342</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_162_163 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_162
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_163
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0344	**15:0**	**0x0000**	**COGNIZE_TYPE_164_165 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_164 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_165 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0346	**15:0**	**0x0000**	**COGNIZE_TYPE_166_167 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_166 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_167 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0348	**15:0**	**0x0000**	**COGNIZE_TYPE_168_169 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_168 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_169 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x034A	**15:0**	**0x0000**	**COGNIZE_TYPE_170_171 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_170 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_171 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
			The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x034C	**15:0**	**0x0000**	**COGNIZE_TYPE_172_173 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_172 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_173 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x034E	**15:0**	**0x0000**	**COGNIZE_TYPE_174_175 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_174 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_175 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0350	**15:0**	**0x0000**	**COGNIZE_TYPE_176_177 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_176 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_177 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0352	**15:0**	**0x0000**	**COGNIZE_TYPE_178_179 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_178 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_179 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0354	**15:0**	**0x0000**	**COGNIZE_TYPE_180_181 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_180 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_181 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x0356</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_182_183 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_182
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_183
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0358	**15:0**	**0x0000**	**COGNIZE_TYPE_184_185 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_184 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_185 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x035A	**15:0**	**0x0000**	**COGNIZE_TYPE_186_187 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_186 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_187 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x035C	**15:0**	**0x0000**	**COGNIZE_TYPE_188_189 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_188 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_189 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x035E	**15:0**	**0x0000**	**COGNIZE_TYPE_190_191 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_190 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_191 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0360	**15:0**	**0x0000**	**COGNIZE_TYPE_192_193 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_192 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_193 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0362	**15:0**	**0x0000**	**COGNIZE_TYPE_194_195 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_194 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_195 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x0364</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_196_197 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_196
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_197
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x0366</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_198_199 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_198
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_199
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x0368</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_200_201 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_200
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_201
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x036A	**15:0**	**0x0000**	**COGNIZE_TYPE_202_203 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_202 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_203 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x036C	**15:0**	**0x0000**	**COGNIZE_TYPE_204_205 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_204 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_205 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x036E	**15:0**	**0x0000**	**COGNIZE_TYPE_206_207 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_206 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_207 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0370	**15:0**	**0x0000**	**COGNIZE_TYPE_208_209 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_208 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_209 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x0372</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_210_211 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_210
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_211
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0374	**15:0**	**0x0000**	**COGNIZE_TYPE_212_213 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_212 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_213 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x0376</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_214_215 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_214
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_215
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0378	**15:0**	**0x0000**	**COGNIZE_TYPE_216_217 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_216 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_217 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x037A	**15:0**	**0x0000**	**COGNIZE_TYPE_218_219 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_218 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_219 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x037C	**15:0**	**0x0000**	**COGNIZE_TYPE_220_221 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_220 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_221 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x037E	**15:0**	**0x0000**	**COGNIZE_TYPE_222_223 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_222 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_223 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0380	**15:0**	**0x0000**	**COGNIZE_TYPE_224_225 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_224 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_225 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0382	**15:0**	**0x0000**	**COGNIZE_TYPE_226_227 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_226 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_227 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x0384</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_228_229 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_228
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_229
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0386	**15:0**	**0x0000**	**COGNIZE_TYPE_230_231 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_230 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_231 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0388	**15:0**	**0x0000**	**COGNIZE_TYPE_232_233 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_232 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_233 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x038A	**15:0**	**0x0000**	**COGNIZE_TYPE_234_235 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_234 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_235 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x038C</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_236_237 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_236
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_237
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x038E	**15:0**	**0x0000**	**COGNIZE_TYPE_238_239 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_238 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_239 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x0390</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_240_241 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_240
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_241
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x0392</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_242_243 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_242
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_243
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0394	**15:0**	**0x0000**	**COGNIZE_TYPE_244_245 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_244 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_245 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0396	**15:0**	**0x0000**	**COGNIZE_TYPE_246_247 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_246 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_247 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0398	**15:0**	**0x0000**	**COGNIZE_TYPE_248_249 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_248 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_249 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x039A</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_250_251 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_250
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_251
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="4">R0x039C</td><td>15:0</td><td>0x0000</td><td>COGNIZE_TYPE_252_253 (RO)</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>15:8</td><td>RO</td><td>COGNIZE_TYPE_252
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td>7:0</td><td>RO</td><td>COGNIZE_TYPE_253
The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td><td></td><td></td><td>unsigned</td></tr>
<tr><td colspan="6">The values of this registers show how the 16x16 zones in the image were classified:
0x00 = nothing found
0x01 = nothing found, used to be sky candidate
0x02 = nothing found, used to be skin candidate
0x20 = normal gray
0x40 = extended gray
0x60 = snow
0x80 = normal gray and sky candidate
0xa0 = sky candidate
0xa1 = blue sky
0xa2 = grayish sky
0xa3 = twilight sky
0xc0 = skin
0xc1 = face
0xe0 = foliage/vegetation</td></tr>
</table>

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x039E	**15:0**	**0x0000**	**COGNIZE_TYPE_254_255 (RO)**			**unsigned**
	15:8	RO	COGNIZE_TYPE_254 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	7:0	RO	COGNIZE_TYPE_255 The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation			unsigned
	The values of this registers show how the 16x16 zones in the image were classified: 0x00 = nothing found 0x01 = nothing found, used to be sky candidate 0x02 = nothing found, used to be skin candidate 0x20 = normal gray 0x40 = extended gray 0x60 = snow 0x80 = normal gray and sky candidate 0xa0 = sky candidate 0xa1 = blue sky 0xa2 = grayish sky 0xa3 = twilight sky 0xc0 = skin 0xc1 = face 0xe0 = foliage/vegetation					
R0x03A0	**15:0**	**0x1388**	**LSC_TEMP (RO)**			**unsigned**
	This register contains a current lens shading illumination temperature (typically low-pass filtered AWB_TEMP register).					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x03A2	**15:0**	**0x0000**	**ATM_STATUS (RO)**			**unsigned**
	15	RO	LOCK2 This field is set by ATM when atm_values have converged in have been locked.			unsigned
	14	RO	LOCK1 This field is set by ATM when atm_values have converged near target value.			unsigned
	13:0	RO	SATR This field holds information about size of saturation region. Format: u0.14			ufixed14
R0x03A4	**15:0**	**0x0000**	**ATM_VALUE (RO)**			**fixed12**
	ATM value is logarithmic value of total dynamic range increase. Format: s3.12					
R0x03A6	**15:0**	**0x0000**	**ATM_UHDR_VALUE (RO)**			**fixed12**
	ATM underexposure HDR value is requested dynamic range increased with underexposure HDR method. Format: s3.12					
R0x03A8	**15:0**	**0x0000**	**ATM_SENSOR_UHDR_VALUE (RO)**			**fixed12**
	ATM sensor underexposure HDR value is applied dynamic range increased with underexposure HDR method. Format: s3.12					
R0x03AA	**15:0**	**0x0000**	**ATM_IHDR_VALUE (RO)**			**fixed12**
	ATM interleaved HDR value is requested dynamic range increased with interleaved HDR method. Format: s3.12					
R0x03AC	**15:0**	**0x0000**	**ATM_SENSOR_IHDR_VALUE (RO)**			**fixed12**
	ATM sensor interleaved HDR value is applied dynamic range increased with interleaved HDR method. Format: s3.12					
R0x03AE	**15:0**	**0x0000**	**ATM_EXTRAPOLATE_VALUE (RO)**			**fixed12**
	ATM extrapolate value is extrapolate value applied at the beginning of the image pipeline. Format: s3.12					
R0x03B0	**15:0**	**0x0000**	**ATM_EXTRAPOLATE_CVALUE (RO)**			**fixed12**
	ATM compensated extrapolate value is amount of extrapolate value compensated as normal gain after statistics capture. Format: s3.12					
R0x03B2	**15:0**	**0x0000**	**FLARE_STATUS (RO)**			**unsigned**
	15	RO	LOCK2 This field is set by Flare when flare values have converged in have been locked.			unsigned
	14	RO	LOCK1 This field is set by Flare when flare values have converged near target value.			unsigned
	13:0	RO	CHANGE This field holds information about total flare change from last frame. Format: s5.8			fixed8
R0x03B4	**15:0**	**0x0000**	**FLARE_DLEVEL_0 (RO)**			**fixed14**
	Detected flare level for red, green, blue and luma channel respectively. Format: s1.14					
R0x03B6	**15:0**	**0x0000**	**FLARE_DLEVEL_1 (RO)**			**fixed14**
	Detected flare level for red, green, blue and luma channel respectively. Format: s1.14					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x03B8	15:0	0x0000	FLARE_DLEVEL_2 (RO)			fixed14
	Detected flare level for red, green, blue and luma channel respectively. Format: s1.14					
R0x03BA	15:0	0x0000	FLARE_DLEVEL_3 (RO)			fixed14
	Detected flare level for red, green, blue and luma channel respectively. Format: s1.14					
R0x03BC	15:0	0x0000	FLARE_DLEVEL_RGB_LTH (RO)			fixed14
	Flare detected level luma threshold. RGB values of pixels with luminance value below the threshold will be summed together. Average of these pixels defines RGB statistics flare level. Value is valid only in Threshold RGB sum algorithm type. Format: s1.14					
R0x03BE	15:0	0x0000	FLARE_PRECLEVEL_0 (RO)			fixed14
	Pre-compensated flare level for red, green, and blue channel respectively. Format: s1.14					
R0x03C0	15:0	0x0000	FLARE_PRECLEVEL_1 (RO)			fixed14
	Pre-compensated flare level for red, green, and blue channel respectively. Format: s1.14					
R0x03C2	15:0	0x0000	FLARE_PRECLEVEL_2 (RO)			fixed14
	Pre-compensated flare level for red, green, and blue channel respectively. Format: s1.14					
R0x03C4	15:0	0x0000	FLARE_CLEVEL_0 (RO)			fixed14
	Compensated flare level for red, green, blue and luma channel respectively. Format: s1.14					
R0x03C6	15:0	0x0000	FLARE_CLEVEL_1 (RO)			fixed14
	Compensated flare level for red, green, blue and luma channel respectively. Format: s1.14					
R0x03C8	15:0	0x0000	FLARE_CLEVEL_2 (RO)			fixed14
	Compensated flare level for red, green, blue and luma channel respectively. Format: s1.14					
R0x03CA	15:0	0x0000	FLARE_CLEVEL_3 (RO)			fixed14
	Compensated flare level for red, green, blue and luma channel respectively. Format: s1.14					
R0x03CC	15:0	0x0000	FLARE_BLACKR (RO)			fixed12
	Flare black ratio defines ration between input level of black (black statistics flare level) and average luminance. Format: s3.12					
R0x03CE	15:0	0x1000	FLARE_BLACKL (RO)			fixed14
	Flare input level of black (black statistics flare level) in s1.14 format. Format: s1.14					
R0x03D0	15:0	0x1000	FLARE_BLACKC (RO)			fixed12
	Register defines confidence of having black on the scene and has range from 0 to 1. Value 1 means black in on the scene and flare will be compensated as configured. Value 0 means there is no black on the scene and flare will be compensated with pre-calibrated default values. Format: s3.12					
R0x03D2	15:0	0x0000	FLARE_COMP_VALUE (RO)			fixed12
	Register defines logarithmic value of gain, applied to compensate flare level subtraction. Format: s3.12					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x03D4	**15:0**	**0x0000**	**FLARE_LIFT (RO)**			**fixed14**
	Flare lift offset. It is offset, added at the beginning of the image pipeline, after white balance gains. It acts as artificial flare and is applied when required Flare output offset is greater than input flare level from the sensor. Format: s1.14					
R0x03D6	**15:0**	**0x0000**	**FACE_CYCLE_TIME (RO)**			**ufixed8**
	Time it took for most recent face detection full scan of the image for faces. Time will vary depending on configuration. Format: u8.8					
R0x03D8	**15:0**	**0x0000**	**FRAME_RATE_SCENE_MODE (RO)**			**unsigned**
	15:8	RO	FRAME_RATE Frame rate.			unsigned
	7:0	RO	CURRENT_SCENE_MODE Scene mode.			unsigned
R0x03DA	**15:0**	**0x0000**	**FLICK_STATUS (RO)**			**unsigned**
	15:8	X	Undefined			
	7:0	RO	FREQ This field is used by Flicker Detection algorithm to report the flicker frequency that was detected.			unsigned
R0x03DC	**15:0**	**0x0000**	**FACE_CNT (RO)**			**unsigned**
	Number of faces recognized in the image.					
R0x03DE	**15:0**	**0x0010**	**FACE_SLOTS (RO)**			**unsigned**
	Number of face slots used for tracking the faces.					
R0x03E0	**15:0**	**0xFFFF**	**FACE_SELECTED (RO)**			**signed**
	Index of face slot with the selected face. This register is negative if there are no valid faces.					
R0x03E2	**15:0**	**0xFFFF**	**FACE_LARGEST (RO)**			**signed**
	Index of face slot with the largest face; largest faces in center are preferred and some hysteresis is applied. This register is negative if there are no valid faces.					
R0x03E4	**15:0**	**0xFF00**	**FACE_ID_0 (RO)**			**unsigned**
	15:8	RO	AGE Number of frames since this frame was detected. If set to 0xff, the face slot is invalid.			unsigned
	7:0	RO	ID Unique face identifier used to track a face.			unsigned
R0x03E6	**15:0**	**0xFF00**	**FACE_ID_1 (RO)**			**unsigned**
	15:8	RO	AGE Number of frames since this frame was detected. If set to 0xff, the face slot is invalid.			unsigned
	7:0	RO	ID Unique face identifier used to track a face.			unsigned
R0x03E8	**15:0**	**0xFF00**	**FACE_ID_2 (RO)**			**unsigned**
	15:8	RO	AGE Number of frames since this frame was detected. If set to 0xff, the face slot is invalid.			unsigned
	7:0	RO	ID Unique face identifier used to track a face.			unsigned

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x03EA	**15:0**	**0xFF00**	**FACE_ID_3 (RO)**			**unsigned**
	15:8	RO	AGE Number of frames since this frame was detected. If set to 0xff, the face slot is invalid.			unsigned
	7:0	RO	ID Unique face identifier used to track a face.			unsigned
R0x03EC	**15:0**	**0xFF00**	**FACE_ID_4 (RO)**			**unsigned**
	15:8	RO	AGE Number of frames since this frame was detected. If set to 0xff, the face slot is invalid.			unsigned
	7:0	RO	ID Unique face identifier used to track a face.			unsigned
R0x03EE	**15:0**	**0xFF00**	**FACE_ID_5 (RO)**			**unsigned**
	15:8	RO	AGE Number of frames since this frame was detected. If set to 0xff, the face slot is invalid.			unsigned
	7:0	RO	ID Unique face identifier used to track a face.			unsigned
R0x03F0	**15:0**	**0xFF00**	**FACE_ID_6 (RO)**			**unsigned**
	15:8	RO	AGE Number of frames since this frame was detected. If set to 0xff, the face slot is invalid.			unsigned
	7:0	RO	ID Unique face identifier used to track a face.			unsigned
R0x03F2	**15:0**	**0xFF00**	**FACE_ID_7 (RO)**			**unsigned**
	15:8	RO	AGE Number of frames since this frame was detected. If set to 0xff, the face slot is invalid.			unsigned
	7:0	RO	ID Unique face identifier used to track a face.			unsigned
R0x03F4	**15:0**	**0xFF00**	**FACE_ID_8 (RO)**			**unsigned**
	15:8	RO	AGE Number of frames since this frame was detected. If set to 0xff, the face slot is invalid.			unsigned
	7:0	RO	ID Unique face identifier used to track a face.			unsigned
R0x03F6	**15:0**	**0xFF00**	**FACE_ID_9 (RO)**			**unsigned**
	15:8	RO	AGE Number of frames since this frame was detected. If set to 0xff, the face slot is invalid.			unsigned
	7:0	RO	ID Unique face identifier used to track a face.			unsigned
R0x03F8	**15:0**	**0xFF00**	**FACE_ID_10 (RO)**			**unsigned**
	15:8	RO	AGE Number of frames since this frame was detected. If set to 0xff, the face slot is invalid.			unsigned
	7:0	RO	ID Unique face identifier used to track a face.			unsigned

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x03FA	**15:0**	**0xFF00**	**FACE_ID_11 (RO)**			**unsigned**
	15:8	RO	AGE Number of frames since this frame was detected. If set to 0xff, the face slot is invalid.			unsigned
	7:0	RO	ID Unique face identifier used to track a face.			unsigned
R0x03FC	**15:0**	**0xFF00**	**FACE_ID_12 (RO)**			**unsigned**
	15:8	RO	AGE Number of frames since this frame was detected. If set to 0xff, the face slot is invalid.			unsigned
	7:0	RO	ID Unique face identifier used to track a face.			unsigned
R0x03FE	**15:0**	**0xFF00**	**FACE_ID_13 (RO)**			**unsigned**
	15:8	RO	AGE Number of frames since this frame was detected. If set to 0xff, the face slot is invalid.			unsigned
	7:0	RO	ID Unique face identifier used to track a face.			unsigned
R0x0400	**15:0**	**0xFF00**	**FACE_ID_14 (RO)**			**unsigned**
	15:8	RO	AGE Number of frames since this frame was detected. If set to 0xff, the face slot is invalid.			unsigned
	7:0	RO	ID Unique face identifier used to track a face.			unsigned
R0x0402	**15:0**	**0xFF00**	**FACE_ID_15 (RO)**			**unsigned**
	15:8	RO	AGE Number of frames since this frame was detected. If set to 0xff, the face slot is invalid.			unsigned
	7:0	RO	ID Unique face identifier used to track a face.			unsigned
R0x0404	**15:0**	**0x0000**	**FACE_X0_0 (RO)**			**unsigned**
	Top-left corner of face region, x coordinates of faces recognized in the image.					
R0x0406	**15:0**	**0x0000**	**FACE_X0_1 (RO)**			**unsigned**
	Top-left corner of face region, x coordinates of faces recognized in the image.					
R0x0408	**15:0**	**0x0000**	**FACE_X0_2 (RO)**			**unsigned**
	Top-left corner of face region, x coordinates of faces recognized in the image.					
R0x040A	**15:0**	**0x0000**	**FACE_X0_3 (RO)**			**unsigned**
	Top-left corner of face region, x coordinates of faces recognized in the image.					
R0x040C	**15:0**	**0x0000**	**FACE_X0_4 (RO)**			**unsigned**
	Top-left corner of face region, x coordinates of faces recognized in the image.					
R0x040E	**15:0**	**0x0000**	**FACE_X0_5 (RO)**			**unsigned**
	Top-left corner of face region, x coordinates of faces recognized in the image.					
R0x0410	**15:0**	**0x0000**	**FACE_X0_6 (RO)**			**unsigned**
	Top-left corner of face region, x coordinates of faces recognized in the image.					
R0x0412	**15:0**	**0x0000**	**FACE_X0_7 (RO)**			**unsigned**
	Top-left corner of face region, x coordinates of faces recognized in the image.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0414	15:0	0x0000	FACE_X0_8 (RO)			unsigned
	Top-left corner of face region, x coordinates of faces recognized in the image.					
R0x0416	15:0	0x0000	FACE_X0_9 (RO)			unsigned
	Top-left corner of face region, x coordinates of faces recognized in the image.					
R0x0418	15:0	0x0000	FACE_X0_10 (RO)			unsigned
	Top-left corner of face region, x coordinates of faces recognized in the image.					
R0x041A	15:0	0x0000	FACE_X0_11 (RO)			unsigned
	Top-left corner of face region, x coordinates of faces recognized in the image.					
R0x041C	15:0	0x0000	FACE_X0_12 (RO)			unsigned
	Top-left corner of face region, x coordinates of faces recognized in the image.					
R0x041E	15:0	0x0000	FACE_X0_13 (RO)			unsigned
	Top-left corner of face region, x coordinates of faces recognized in the image.					
R0x0420	15:0	0x0000	FACE_X0_14 (RO)			unsigned
	Top-left corner of face region, x coordinates of faces recognized in the image.					
R0x0422	15:0	0x0000	FACE_X0_15 (RO)			unsigned
	Top-left corner of face region, x coordinates of faces recognized in the image.					
R0x0424	15:0	0x0000	FACE_Y0_0 (RO)			unsigned
	Top-left corner of face region, y coordinates of faces recognized in the image.					
R0x0426	15:0	0x0000	FACE_Y0_1 (RO)			unsigned
	Top-left corner of face region, y coordinates of faces recognized in the image.					
R0x0428	15:0	0x0000	FACE_Y0_2 (RO)			unsigned
	Top-left corner of face region, y coordinates of faces recognized in the image.					
R0x042A	15:0	0x0000	FACE_Y0_3 (RO)			unsigned
	Top-left corner of face region, y coordinates of faces recognized in the image.					
R0x042C	15:0	0x0000	FACE_Y0_4 (RO)			unsigned
	Top-left corner of face region, y coordinates of faces recognized in the image.					
R0x042E	15:0	0x0000	FACE_Y0_5 (RO)			unsigned
	Top-left corner of face region, y coordinates of faces recognized in the image.					
R0x0430	15:0	0x0000	FACE_Y0_6 (RO)			unsigned
	Top-left corner of face region, y coordinates of faces recognized in the image.					
R0x0432	15:0	0x0000	FACE_Y0_7 (RO)			unsigned
	Top-left corner of face region, y coordinates of faces recognized in the image.					
R0x0434	15:0	0x0000	FACE_Y0_8 (RO)			unsigned
	Top-left corner of face region, y coordinates of faces recognized in the image.					
R0x0436	15:0	0x0000	FACE_Y0_9 (RO)			unsigned
	Top-left corner of face region, y coordinates of faces recognized in the image.					
R0x0438	15:0	0x0000	FACE_Y0_10 (RO)			unsigned
	Top-left corner of face region, y coordinates of faces recognized in the image.					
R0x043A	15:0	0x0000	FACE_Y0_11 (RO)			unsigned
	Top-left corner of face region, y coordinates of faces recognized in the image.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x043C	15:0	0x0000	FACE_Y0_12 (RO)			unsigned
	Top-left corner of face region, y coordinates of faces recognized in the image.					
R0x043E	15:0	0x0000	FACE_Y0_13 (RO)			unsigned
	Top-left corner of face region, y coordinates of faces recognized in the image.					
R0x0440	15:0	0x0000	FACE_Y0_14 (RO)			unsigned
	Top-left corner of face region, y coordinates of faces recognized in the image.					
R0x0442	15:0	0x0000	FACE_Y0_15 (RO)			unsigned
	Top-left corner of face region, y coordinates of faces recognized in the image.					
R0x0444	15:0	0x0000	FACE_X1_0 (RO)			unsigned
	Bottom-right corner of face region, x coordinates of faces recognized in the image.					
R0x0446	15:0	0x0000	FACE_X1_1 (RO)			unsigned
	Bottom-right corner of face region, x coordinates of faces recognized in the image.					
R0x0448	15:0	0x0000	FACE_X1_2 (RO)			unsigned
	Bottom-right corner of face region, x coordinates of faces recognized in the image.					
R0x044A	15:0	0x0000	FACE_X1_3 (RO)			unsigned
	Bottom-right corner of face region, x coordinates of faces recognized in the image.					
R0x044C	15:0	0x0000	FACE_X1_4 (RO)			unsigned
	Bottom-right corner of face region, x coordinates of faces recognized in the image.					
R0x044E	15:0	0x0000	FACE_X1_5 (RO)			unsigned
	Bottom-right corner of face region, x coordinates of faces recognized in the image.					
R0x0450	15:0	0x0000	FACE_X1_6 (RO)			unsigned
	Bottom-right corner of face region, x coordinates of faces recognized in the image.					
R0x0452	15:0	0x0000	FACE_X1_7 (RO)			unsigned
	Bottom-right corner of face region, x coordinates of faces recognized in the image.					
R0x0454	15:0	0x0000	FACE_X1_8 (RO)			unsigned
	Bottom-right corner of face region, x coordinates of faces recognized in the image.					
R0x0456	15:0	0x0000	FACE_X1_9 (RO)			unsigned
	Bottom-right corner of face region, x coordinates of faces recognized in the image.					
R0x0458	15:0	0x0000	FACE_X1_10 (RO)			unsigned
	Bottom-right corner of face region, x coordinates of faces recognized in the image.					
R0x045A	15:0	0x0000	FACE_X1_11 (RO)			unsigned
	Bottom-right corner of face region, x coordinates of faces recognized in the image.					
R0x045C	15:0	0x0000	FACE_X1_12 (RO)			unsigned
	Bottom-right corner of face region, x coordinates of faces recognized in the image.					
R0x045E	15:0	0x0000	FACE_X1_13 (RO)			unsigned
	Bottom-right corner of face region, x coordinates of faces recognized in the image.					
R0x0460	15:0	0x0000	FACE_X1_14 (RO)			unsigned
	Bottom-right corner of face region, x coordinates of faces recognized in the image.					
R0x0462	15:0	0x0000	FACE_X1_15 (RO)			unsigned
	Bottom-right corner of face region, x coordinates of faces recognized in the image.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0464	15:0	0x0000	FACE_Y1_0 (RO)			unsigned
	Bottom-right corner of face region, y coordinates of faces recognized in the image.					
R0x0466	15:0	0x0000	FACE_Y1_1 (RO)			unsigned
	Bottom-right corner of face region, y coordinates of faces recognized in the image.					
R0x0468	15:0	0x0000	FACE_Y1_2 (RO)			unsigned
	Bottom-right corner of face region, y coordinates of faces recognized in the image.					
R0x046A	15:0	0x0000	FACE_Y1_3 (RO)			unsigned
	Bottom-right corner of face region, y coordinates of faces recognized in the image.					
R0x046C	15:0	0x0000	FACE_Y1_4 (RO)			unsigned
	Bottom-right corner of face region, y coordinates of faces recognized in the image.					
R0x046E	15:0	0x0000	FACE_Y1_5 (RO)			unsigned
	Bottom-right corner of face region, y coordinates of faces recognized in the image.					
R0x0470	15:0	0x0000	FACE_Y1_6 (RO)			unsigned
	Bottom-right corner of face region, y coordinates of faces recognized in the image.					
R0x0472	15:0	0x0000	FACE_Y1_7 (RO)			unsigned
	Bottom-right corner of face region, y coordinates of faces recognized in the image.					
R0x0474	15:0	0x0000	FACE_Y1_8 (RO)			unsigned
	Bottom-right corner of face region, y coordinates of faces recognized in the image.					
R0x0476	15:0	0x0000	FACE_Y1_9 (RO)			unsigned
	Bottom-right corner of face region, y coordinates of faces recognized in the image.					
R0x0478	15:0	0x0000	FACE_Y1_10 (RO)			unsigned
	Bottom-right corner of face region, y coordinates of faces recognized in the image.					
R0x047A	15:0	0x0000	FACE_Y1_11 (RO)			unsigned
	Bottom-right corner of face region, y coordinates of faces recognized in the image.					
R0x047C	15:0	0x0000	FACE_Y1_12 (RO)			unsigned
	Bottom-right corner of face region, y coordinates of faces recognized in the image.					
R0x047E	15:0	0x0000	FACE_Y1_13 (RO)			unsigned
	Bottom-right corner of face region, y coordinates of faces recognized in the image.					
R0x0480	15:0	0x0000	FACE_Y1_14 (RO)			unsigned
	Bottom-right corner of face region, y coordinates of faces recognized in the image.					
R0x0482	15:0	0x0000	FACE_Y1_15 (RO)			unsigned
	Bottom-right corner of face region, y coordinates of faces recognized in the image.					
R0x0484	15:0	0x0000	FACE_ROI_TARGET_X0_0 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x0486	15:0	0x0000	FACE_ROI_TARGET_X0_1 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x0488	15:0	0x0000	FACE_ROI_TARGET_X0_2 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x048A	15:0	0x0000	FACE_ROI_TARGET_X0_3 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x048C	15:0	0x0000	FACE_ROI_TARGET_X0_4 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x048E	15:0	0x0000	FACE_ROI_TARGET_X0_5 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x0490	15:0	0x0000	FACE_ROI_TARGET_X0_6 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x0492	15:0	0x0000	FACE_ROI_TARGET_X0_7 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x0494	15:0	0x0000	FACE_ROI_TARGET_X0_8 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x0496	15:0	0x0000	FACE_ROI_TARGET_X0_9 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x0498	15:0	0x0000	FACE_ROI_TARGET_X0_10 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x049A	15:0	0x0000	FACE_ROI_TARGET_X0_11 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x049C	15:0	0x0000	FACE_ROI_TARGET_X0_12 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x049E	15:0	0x0000	FACE_ROI_TARGET_X0_13 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04A0	15:0	0x0000	FACE_ROI_TARGET_X0_14 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04A2	15:0	0x0000	FACE_ROI_TARGET_X0_15 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04A4	15:0	0x0000	FACE_ROI_TARGET_Y0_0 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04A6	15:0	0x0000	FACE_ROI_TARGET_Y0_1 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x04A8	15:0	0x0000	FACE_ROI_TARGET_Y0_2 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04AA	15:0	0x0000	FACE_ROI_TARGET_Y0_3 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04AC	15:0	0x0000	FACE_ROI_TARGET_Y0_4 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04AE	15:0	0x0000	FACE_ROI_TARGET_Y0_5 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04B0	15:0	0x0000	FACE_ROI_TARGET_Y0_6 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04B2	15:0	0x0000	FACE_ROI_TARGET_Y0_7 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04B4	15:0	0x0000	FACE_ROI_TARGET_Y0_8 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04B6	15:0	0x0000	FACE_ROI_TARGET_Y0_9 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04B8	15:0	0x0000	FACE_ROI_TARGET_Y0_10 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04BA	15:0	0x0000	FACE_ROI_TARGET_Y0_11 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04BC	15:0	0x0000	FACE_ROI_TARGET_Y0_12 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04BE	15:0	0x0000	FACE_ROI_TARGET_Y0_13 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04C0	15:0	0x0000	FACE_ROI_TARGET_Y0_14 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04C2	15:0	0x0000	FACE_ROI_TARGET_Y0_15 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04C4	15:0	0x0000	FACE_ROI_TARGET_X1_0 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x04C6	**15:0**	**0x0000**	**FACE_ROI_TARGET_X1_1 (RO)**			**fixed14**
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04C8	**15:0**	**0x0000**	**FACE_ROI_TARGET_X1_2 (RO)**			**fixed14**
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04CA	**15:0**	**0x0000**	**FACE_ROI_TARGET_X1_3 (RO)**			**fixed14**
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04CC	**15:0**	**0x0000**	**FACE_ROI_TARGET_X1_4 (RO)**			**fixed14**
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04CE	**15:0**	**0x0000**	**FACE_ROI_TARGET_X1_5 (RO)**			**fixed14**
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04D0	**15:0**	**0x0000**	**FACE_ROI_TARGET_X1_6 (RO)**			**fixed14**
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04D2	**15:0**	**0x0000**	**FACE_ROI_TARGET_X1_7 (RO)**			**fixed14**
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04D4	**15:0**	**0x0000**	**FACE_ROI_TARGET_X1_8 (RO)**			**fixed14**
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04D6	**15:0**	**0x0000**	**FACE_ROI_TARGET_X1_9 (RO)**			**fixed14**
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04D8	**15:0**	**0x0000**	**FACE_ROI_TARGET_X1_10 (RO)**			**fixed14**
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04DA	**15:0**	**0x0000**	**FACE_ROI_TARGET_X1_11 (RO)**			**fixed14**
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04DC	**15:0**	**0x0000**	**FACE_ROI_TARGET_X1_12 (RO)**			**fixed14**
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04DE	**15:0**	**0x0000**	**FACE_ROI_TARGET_X1_13 (RO)**			**fixed14**
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04E0	**15:0**	**0x0000**	**FACE_ROI_TARGET_X1_14 (RO)**			**fixed14**
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04E2	**15:0**	**0x0000**	**FACE_ROI_TARGET_X1_15 (RO)**			**fixed14**
	Obsolete. Consider using faced_result. Format: s1.14					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x04E4	15:0	0x0000	FACE_ROI_TARGET_Y1_0 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04E6	15:0	0x0000	FACE_ROI_TARGET_Y1_1 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04E8	15:0	0x0000	FACE_ROI_TARGET_Y1_2 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04EA	15:0	0x0000	FACE_ROI_TARGET_Y1_3 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04EC	15:0	0x0000	FACE_ROI_TARGET_Y1_4 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04EE	15:0	0x0000	FACE_ROI_TARGET_Y1_5 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04F0	15:0	0x0000	FACE_ROI_TARGET_Y1_6 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04F2	15:0	0x0000	FACE_ROI_TARGET_Y1_7 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04F4	15:0	0x0000	FACE_ROI_TARGET_Y1_8 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04F6	15:0	0x0000	FACE_ROI_TARGET_Y1_9 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04F8	15:0	0x0000	FACE_ROI_TARGET_Y1_10 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04FA	15:0	0x0000	FACE_ROI_TARGET_Y1_11 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04FC	15:0	0x0000	FACE_ROI_TARGET_Y1_12 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x04FE	15:0	0x0000	FACE_ROI_TARGET_Y1_13 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x0500	15:0	0x0000	FACE_ROI_TARGET_Y1_14 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0502	15:0	0x0000	FACE_ROI_TARGET_Y1_15 (RO)			fixed14
	Obsolete. Consider using faced_result. Format: s1.14					
R0x0504	15:0	0x0000	FACE_ROI_X0_0 (RO)			fixed14
	Top-left corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0506	15:0	0x0000	FACE_ROI_X0_1 (RO)			fixed14
	Top-left corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0508	15:0	0x0000	FACE_ROI_X0_2 (RO)			fixed14
	Top-left corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x050A	15:0	0x0000	FACE_ROI_X0_3 (RO)			fixed14
	Top-left corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x050C	15:0	0x0000	FACE_ROI_X0_4 (RO)			fixed14
	Top-left corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x050E	15:0	0x0000	FACE_ROI_X0_5 (RO)			fixed14
	Top-left corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0510	15:0	0x0000	FACE_ROI_X0_6 (RO)			fixed14
	Top-left corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0512	15:0	0x0000	FACE_ROI_X0_7 (RO)			fixed14
	Top-left corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0514	15:0	0x0000	FACE_ROI_X0_8 (RO)			fixed14
	Top-left corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0516	15:0	0x0000	FACE_ROI_X0_9 (RO)			fixed14
	Top-left corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0518	15:0	0x0000	FACE_ROI_X0_10 (RO)			fixed14
	Top-left corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x051A	15:0	0x0000	FACE_ROI_X0_11 (RO)			fixed14
	Top-left corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x051C	15:0	0x0000	FACE_ROI_X0_12 (RO)			fixed14
	Top-left corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x051E	15:0	0x0000	FACE_ROI_X0_13 (RO)			fixed14
	Top-left corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0520	15:0	0x0000	FACE_ROI_X0_14 (RO)			fixed14
	Top-left corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0522	15:0	0x0000	FACE_ROI_X0_15 (RO)			fixed14
	Top-left corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0524	15:0	0x0000	FACE_ROI_Y0_0 (RO)			fixed14
	Top-left corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0526	15:0	0x0000	FACE_ROI_Y0_1 (RO)			fixed14
	Top-left corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0528	15:0	0x0000	FACE_ROI_Y0_2 (RO)			fixed14
	Top-left corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x052A	15:0	0x0000	FACE_ROI_Y0_3 (RO)			fixed14
	Top-left corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x052C	15:0	0x0000	FACE_ROI_Y0_4 (RO)			fixed14
	Top-left corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x052E	15:0	0x0000	FACE_ROI_Y0_5 (RO)			fixed14
	Top-left corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0530	15:0	0x0000	FACE_ROI_Y0_6 (RO)			fixed14
	Top-left corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0532	15:0	0x0000	FACE_ROI_Y0_7 (RO)			fixed14
	Top-left corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0534	15:0	0x0000	FACE_ROI_Y0_8 (RO)			fixed14
	Top-left corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0536	15:0	0x0000	FACE_ROI_Y0_9 (RO)			fixed14
	Top-left corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0538	15:0	0x0000	FACE_ROI_Y0_10 (RO)			fixed14
	Top-left corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x053A	15:0	0x0000	FACE_ROI_Y0_11 (RO)			fixed14
	Top-left corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x053C	15:0	0x0000	FACE_ROI_Y0_12 (RO)			fixed14
	Top-left corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x053E	15:0	0x0000	FACE_ROI_Y0_13 (RO)			fixed14
	Top-left corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0540	15:0	0x0000	FACE_ROI_Y0_14 (RO)			fixed14
	Top-left corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0542	15:0	0x0000	FACE_ROI_Y0_15 (RO)			fixed14
	Top-left corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0544	15:0	0x0000	FACE_ROI_X1_0 (RO)			fixed14
	Bottom-right corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0546	15:0	0x0000	FACE_ROI_X1_1 (RO)			fixed14
	Bottom-right corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0548	15:0	0x0000	FACE_ROI_X1_2 (RO)			fixed14
	Bottom-right corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x054A	15:0	0x0000	FACE_ROI_X1_3 (RO)			fixed14
	Bottom-right corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x054C	15:0	0x0000	FACE_ROI_X1_4 (RO)			fixed14
	Bottom-right corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x054E	15:0	0x0000	FACE_ROI_X1_5 (RO)			fixed14
	Bottom-right corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0550	15:0	0x0000	FACE_ROI_X1_6 (RO)			fixed14
	Bottom-right corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0552	15:0	0x0000	FACE_ROI_X1_7 (RO)			fixed14
	Bottom-right corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0554	15:0	0x0000	FACE_ROI_X1_8 (RO)			fixed14
	Bottom-right corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0556	15:0	0x0000	FACE_ROI_X1_9 (RO)			fixed14
	Bottom-right corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0558	15:0	0x0000	FACE_ROI_X1_10 (RO)			fixed14
	Bottom-right corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x055A	15:0	0x0000	FACE_ROI_X1_11 (RO)			fixed14
	Bottom-right corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x055C	15:0	0x0000	FACE_ROI_X1_12 (RO)			fixed14
	Bottom-right corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x055E	15:0	0x0000	FACE_ROI_X1_13 (RO)			fixed14
	Bottom-right corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0560	15:0	0x0000	FACE_ROI_X1_14 (RO)			fixed14
	Bottom-right corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0562	15:0	0x0000	FACE_ROI_X1_15 (RO)			fixed14
	Bottom-right corner of face ROI, x coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0564	15:0	0x0000	FACE_ROI_Y1_0 (RO)			fixed14
	Bottom-right corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0566	15:0	0x0000	FACE_ROI_Y1_1 (RO)			fixed14
	Bottom-right corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0568	15:0	0x0000	FACE_ROI_Y1_2 (RO)			fixed14
	Bottom-right corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x056A	15:0	0x0000	FACE_ROI_Y1_3 (RO)			fixed14
	Bottom-right corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x056C	15:0	0x0000	FACE_ROI_Y1_4 (RO)			fixed14
	Bottom-right corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x056E	15:0	0x0000	FACE_ROI_Y1_5 (RO)			fixed14
	Bottom-right corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0570	15:0	0x0000	FACE_ROI_Y1_6 (RO)			fixed14
	Bottom-right corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0572	15:0	0x0000	FACE_ROI_Y1_7 (RO)			fixed14
	Bottom-right corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0574	15:0	0x0000	FACE_ROI_Y1_8 (RO)			fixed14
	Bottom-right corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0576	15:0	0x0000	FACE_ROI_Y1_9 (RO)			fixed14
	Bottom-right corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0578	15:0	0x0000	FACE_ROI_Y1_10 (RO)			fixed14
	Bottom-right corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x057A	15:0	0x0000	FACE_ROI_Y1_11 (RO)			fixed14
	Bottom-right corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x057C	15:0	0x0000	FACE_ROI_Y1_12 (RO)			fixed14
	Bottom-right corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x057E	15:0	0x0000	FACE_ROI_Y1_13 (RO)			fixed14
	Bottom-right corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0580	15:0	0x0000	FACE_ROI_Y1_14 (RO)			fixed14
	Bottom-right corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0582	15:0	0x0000	FACE_ROI_Y1_15 (RO)			fixed14
	Bottom-right corner of face ROI, y coordinates of faces (relative to sensor) recognized in the image. Format: s1.14					
R0x0584	15:0	0x0000	FACE_CENTER_X_0 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x0586	15:0	0x0000	FACE_CENTER_X_1 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x0588	15:0	0x0000	FACE_CENTER_X_2 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x058A	15:0	0x0000	FACE_CENTER_X_3 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x058C	15:0	0x0000	FACE_CENTER_X_4 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x058E	15:0	0x0000	FACE_CENTER_X_5 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x0590	15:0	0x0000	FACE_CENTER_X_6 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x0592	15:0	0x0000	FACE_CENTER_X_7 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x0594	15:0	0x0000	FACE_CENTER_X_8 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x0596	15:0	0x0000	FACE_CENTER_X_9 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x0598	15:0	0x0000	FACE_CENTER_X_10 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x059A	15:0	0x0000	FACE_CENTER_X_11 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x059C	15:0	0x0000	FACE_CENTER_X_12 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x059E	15:0	0x0000	FACE_CENTER_X_13 (RO)			unsigned
	Obsolete. Consider using faced_track.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x05A0	15:0	0x0000	FACE_CENTER_X_14 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05A2	15:0	0x0000	FACE_CENTER_X_15 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05A4	15:0	0x0000	FACE_CENTER_Y_0 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05A6	15:0	0x0000	FACE_CENTER_Y_1 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05A8	15:0	0x0000	FACE_CENTER_Y_2 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05AA	15:0	0x0000	FACE_CENTER_Y_3 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05AC	15:0	0x0000	FACE_CENTER_Y_4 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05AE	15:0	0x0000	FACE_CENTER_Y_5 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05B0	15:0	0x0000	FACE_CENTER_Y_6 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05B2	15:0	0x0000	FACE_CENTER_Y_7 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05B4	15:0	0x0000	FACE_CENTER_Y_8 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05B6	15:0	0x0000	FACE_CENTER_Y_9 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05B8	15:0	0x0000	FACE_CENTER_Y_10 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05BA	15:0	0x0000	FACE_CENTER_Y_11 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05BC	15:0	0x0000	FACE_CENTER_Y_12 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05BE	15:0	0x0000	FACE_CENTER_Y_13 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05C0	15:0	0x0000	FACE_CENTER_Y_14 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05C2	15:0	0x0000	FACE_CENTER_Y_15 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05C4	15:0	0x0000	FACE_SIZE_0 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05C6	15:0	0x0000	FACE_SIZE_1 (RO)			unsigned
	Obsolete. Consider using faced_track.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x05C8	15:0	0x0000	FACE_SIZE_2 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05CA	15:0	0x0000	FACE_SIZE_3 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05CC	15:0	0x0000	FACE_SIZE_4 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05CE	15:0	0x0000	FACE_SIZE_5 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05D0	15:0	0x0000	FACE_SIZE_6 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05D2	15:0	0x0000	FACE_SIZE_7 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05D4	15:0	0x0000	FACE_SIZE_8 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05D6	15:0	0x0000	FACE_SIZE_9 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05D8	15:0	0x0000	FACE_SIZE_10 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05DA	15:0	0x0000	FACE_SIZE_11 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05DC	15:0	0x0000	FACE_SIZE_12 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05DE	15:0	0x0000	FACE_SIZE_13 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05E0	15:0	0x0000	FACE_SIZE_14 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05E2	15:0	0x0000	FACE_SIZE_15 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05E4	15:0	0x0000	FACE_ROLL_0 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05E6	15:0	0x0000	FACE_ROLL_1 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05E8	15:0	0x0000	FACE_ROLL_2 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05EA	15:0	0x0000	FACE_ROLL_3 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05EC	15:0	0x0000	FACE_ROLL_4 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05EE	15:0	0x0000	FACE_ROLL_5 (RO)			unsigned
	Obsolete. Consider using faced_track.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x05F0	15:0	0x0000	FACE_ROLL_6 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05F2	15:0	0x0000	FACE_ROLL_7 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05F4	15:0	0x0000	FACE_ROLL_8 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05F6	15:0	0x0000	FACE_ROLL_9 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05F8	15:0	0x0000	FACE_ROLL_10 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05FA	15:0	0x0000	FACE_ROLL_11 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05FC	15:0	0x0000	FACE_ROLL_12 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x05FE	15:0	0x0000	FACE_ROLL_13 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x0600	15:0	0x0000	FACE_ROLL_14 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x0602	15:0	0x0000	FACE_ROLL_15 (RO)			unsigned
	Obsolete. Consider using faced_track.					
R0x0604	15:0	0x0000	FACE_SMILE_RATE_0 (RO)			unsigned
	Smile rate (0 ~ 100).					
R0x0606	15:0	0x0000	FACE_SMILE_RATE_1 (RO)			unsigned
	Smile rate (0 ~ 100).					
R0x0608	15:0	0x0000	FACE_SMILE_RATE_2 (RO)			unsigned
	Smile rate (0 ~ 100).					
R0x060A	15:0	0x0000	FACE_SMILE_RATE_3 (RO)			unsigned
	Smile rate (0 ~ 100).					
R0x060C	15:0	0x0000	FACE_SMILE_RATE_4 (RO)			unsigned
	Smile rate (0 ~ 100).					
R0x060E	15:0	0x0000	FACE_SMILE_RATE_5 (RO)			unsigned
	Smile rate (0 ~ 100).					
R0x0610	15:0	0x0000	FACE_SMILE_RATE_6 (RO)			unsigned
	Smile rate (0 ~ 100).					
R0x0612	15:0	0x0000	FACE_SMILE_RATE_7 (RO)			unsigned
	Smile rate (0 ~ 100).					
R0x0614	15:0	0x0000	FACE_SMILE_RATE_8 (RO)			unsigned
	Smile rate (0 ~ 100).					
R0x0616	15:0	0x0000	FACE_SMILE_RATE_9 (RO)			unsigned
	Smile rate (0 ~ 100).					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0618	**15:0**	**0x0000**	**FACE_SMILE_RATE_10 (RO)**			**unsigned**
	Smile rate (0 ~ 100).					
R0x061A	**15:0**	**0x0000**	**FACE_SMILE_RATE_11 (RO)**			**unsigned**
	Smile rate (0 ~ 100).					
R0x061C	**15:0**	**0x0000**	**FACE_SMILE_RATE_12 (RO)**			**unsigned**
	Smile rate (0 ~ 100).					
R0x061E	**15:0**	**0x0000**	**FACE_SMILE_RATE_13 (RO)**			**unsigned**
	Smile rate (0 ~ 100).					
R0x0620	**15:0**	**0x0000**	**FACE_SMILE_RATE_14 (RO)**			**unsigned**
	Smile rate (0 ~ 100).					
R0x0622	**15:0**	**0x0000**	**FACE_SMILE_RATE_15 (RO)**			**unsigned**
	Smile rate (0 ~ 100).					
R0x0624	**31:0**	**0x00000000**	**FACED_RESULT (RO)**			**unsigned**

	Pointer to face detection engine raw results. This is the internal structure definition:
	typedef struct {
	rp time; /* Time when face detection image coresponding to this result was captured. */
	unsigned char min_size; /* Minimum size of face that was attempted to be detected in pixels (as seen by engine). */
	unsigned char cnt; /* Number of detected faces. */
	struct { /* Size of face detection image (image fed into the engine). */
	unsigned short w;
	unsigned short h;
	} size;
	struct {
	unsigned short centerx; /* X coordinate of the center of the face (relative to face detection image). */
	unsigned short centery; /* Y coordinate of the center of the face (relative to face detection image). */
	unsigned short conf_size; /* Face size in pixels, bits [8:0]. Confidence: 0-9, bits [12:9]. */
	unsigned short pose_angle; /* Pose: 0x1 - front, 0x2 - right diagonal, 0x3 - right, 0x4 - left diagonal, 0x5 - left, bits [11:9]. Angle in degrees, 0-359, bits [8:0]. */
	} face [35];
	coord_t roi; /* Coordinates of face detection image relative to full sensor array. Format: 4x (x0, x1, y0, y1) fixed16 (s15.16), range 0.0 - 1.0. */
	} faced_result_t;					

R0x0628	**31:0**	**0x00000000**	**FACED_TRACK (RO)**			**unsigned**
	Pointer to array of tracked faces. This is filtered data based on faced_result. This is the internal structure definition: typedef struct { unsigned short size; /* Face size relative to image width (fixed16, 0.0 - 0.999). */ struct { /* Center of face relative to width and height (fixed16, 0.0 - 0.999). */ unsigned short x; unsigned short y; } center; rp time; /* Time when face detection image for this face was last captured (seconds, fixed8, u8.8). */ unsigned char confidence; /* Confidence, 0 - 255 */ char pose; /* Pose in degrees (+-90). */ unsigned short angle; /* Angle in degrees, 0-359. */ } faced_track_t;					
R0x0634	**15:0**	**0x8000**	**FACE_MIN_QX (RO)**			**fixed12**
	Format: s3.12					
R0x0636	**15:0**	**0x7FFF**	**FACE_MAX_QX (RO)**			**fixed12**
	Format: s3.12					
R0x0638	**15:0**	**0x8000**	**FACE_MIN_QY (RO)**			**fixed12**
	Format: s3.12					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x063A	**15:0**	**0x7FFF**	**FACE_MAX_QY (RO)**			**fixed12**
	Format: s3.12					
R0x0A24	**15:0**	**0x0000**	**SCENE_MODE (RO)**			**unsigned**
	Current scene mode.					
R0x0A26	**15:0**	**0x0000**	**ATM_FACE_STATUS (RO)**			**fixed14**
	15	X	Undefined			
	14:0	RO	FSATR This field holds information about size of saturation region on the face. Format: s0.14			fixed14
	Format: s0.14					
R0x0A28	**31:0**	**0x00000000**	**JPEG_SIZE (RO)**			**unsigned**
	31:16	X	Undefined			
	15:0	RO	JPEG_SIZE Current JPEG size. JPEG size includes header (EXIF or JFIF), scan and last marker (0xffd9).			unsigned
	Current JPEG size. JPEG size includes header (EXIF or JFIF), scan and last marker (0xffd9).					
R0x0A2C	**15:0**	**0x0000**	**CON_BUF_0_1 (RO)**			**unsigned**
	15:8	RO	CON_BUF_0 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_1 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A2E	**15:0**	**0x0000**	**CON_BUF_2_3 (RO)**			**unsigned**
	15:8	RO	CON_BUF_2 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_3 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A30	**15:0**	**0x0000**	**CON_BUF_4_5 (RO)**			**unsigned**
	15:8	RO	CON_BUF_4 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_5 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0A32	**15:0**	**0x0000**	**CON_BUF_6_7 (RO)**			**unsigned**
	15:8	RO	CON_BUF_6 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_7 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A34	**15:0**	**0x0000**	**CON_BUF_8_9 (RO)**			**unsigned**
	15:8	RO	CON_BUF_8 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_9 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A36	**15:0**	**0x0000**	**CON_BUF_10_11 (RO)**			**unsigned**
	15:8	RO	CON_BUF_10 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_11 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A38	**15:0**	**0x0000**	**CON_BUF_12_13 (RO)**			**unsigned**
	15:8	RO	CON_BUF_12 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_13 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A3A	**15:0**	**0x0000**	**CON_BUF_14_15 (RO)**			**unsigned**
	15:8	RO	CON_BUF_14 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_15 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0A3C	**15:0**	**0x0000**	**CON_BUF_16_17 (RO)**			**unsigned**
	15:8	RO	CON_BUF_16 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_17 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A3E	**15:0**	**0x0000**	**CON_BUF_18_19 (RO)**			**unsigned**
	15:8	RO	CON_BUF_18 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_19 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A40	**15:0**	**0x0000**	**CON_BUF_20_21 (RO)**			**unsigned**
	15:8	RO	CON_BUF_20 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_21 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A42	**15:0**	**0x0000**	**CON_BUF_22_23 (RO)**			**unsigned**
	15:8	RO	CON_BUF_22 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_23 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A44	**15:0**	**0x0000**	**CON_BUF_24_25 (RO)**			**unsigned**
	15:8	RO	CON_BUF_24 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_25 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0A46	**15:0**	**0x0000**	**CON_BUF_26_27 (RO)**			**unsigned**
	15:8	RO	CON_BUF_26 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_27 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A48	**15:0**	**0x0000**	**CON_BUF_28_29 (RO)**			**unsigned**
	15:8	RO	CON_BUF_28 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_29 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A4A	**15:0**	**0x0000**	**CON_BUF_30_31 (RO)**			**unsigned**
	15:8	RO	CON_BUF_30 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_31 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A4C	**15:0**	**0x0000**	**CON_BUF_32_33 (RO)**			**unsigned**
	15:8	RO	CON_BUF_32 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_33 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A4E	**15:0**	**0x0000**	**CON_BUF_34_35 (RO)**			**unsigned**
	15:8	RO	CON_BUF_34 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_35 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0A50	**15:0**	**0x0000**	**CON_BUF_36_37 (RO)**			**unsigned**
	15:8	RO	CON_BUF_36 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_37 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A52	**15:0**	**0x0000**	**CON_BUF_38_39 (RO)**			**unsigned**
	15:8	RO	CON_BUF_38 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_39 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A54	**15:0**	**0x0000**	**CON_BUF_40_41 (RO)**			**unsigned**
	15:8	RO	CON_BUF_40 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_41 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A56	**15:0**	**0x0000**	**CON_BUF_42_43 (RO)**			**unsigned**
	15:8	RO	CON_BUF_42 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_43 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A58	**15:0**	**0x0000**	**CON_BUF_44_45 (RO)**			**unsigned**
	15:8	RO	CON_BUF_44 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_45 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0A5A	**15:0**	**0x0000**	**CON_BUF_46_47 (RO)**			**unsigned**
	15:8	RO	CON_BUF_46 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_47 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A5C	**15:0**	**0x0000**	**CON_BUF_48_49 (RO)**			**unsigned**
	15:8	RO	CON_BUF_48 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_49 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A5E	**15:0**	**0x0000**	**CON_BUF_50_51 (RO)**			**unsigned**
	15:8	RO	CON_BUF_50 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_51 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A60	**15:0**	**0x0000**	**CON_BUF_52_53 (RO)**			**unsigned**
	15:8	RO	CON_BUF_52 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_53 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A62	**15:0**	**0x0000**	**CON_BUF_54_55 (RO)**			**unsigned**
	15:8	RO	CON_BUF_54 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_55 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0A64	**15:0**	**0x0000**	**CON_BUF_56_57 (RO)**			**unsigned**
	15:8	RO	CON_BUF_56 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_57 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A66	**15:0**	**0x0000**	**CON_BUF_58_59 (RO)**			**unsigned**
	15:8	RO	CON_BUF_58 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_59 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A68	**15:0**	**0x0000**	**CON_BUF_60_61 (RO)**			**unsigned**
	15:8	RO	CON_BUF_60 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_61 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A6A	**15:0**	**0x0000**	**CON_BUF_62_63 (RO)**			**unsigned**
	15:8	RO	CON_BUF_62 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_63 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A6C	**15:0**	**0x0000**	**CON_BUF_64_65 (RO)**			**unsigned**
	15:8	RO	CON_BUF_64 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_65 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0A6E	**15:0**	**0x0000**	**CON_BUF_66_67 (RO)**			**unsigned**
	15:8	RO	CON_BUF_66 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_67 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A70	**15:0**	**0x0000**	**CON_BUF_68_69 (RO)**			**unsigned**
	15:8	RO	CON_BUF_68 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_69 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A72	**15:0**	**0x0000**	**CON_BUF_70_71 (RO)**			**unsigned**
	15:8	RO	CON_BUF_70 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_71 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A74	**15:0**	**0x0000**	**CON_BUF_72_73 (RO)**			**unsigned**
	15:8	RO	CON_BUF_72 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_73 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A76	**15:0**	**0x0000**	**CON_BUF_74_75 (RO)**			**unsigned**
	15:8	RO	CON_BUF_74 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_75 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0A78	**15:0**	**0x0000**	**CON_BUF_76_77 (RO)**			**unsigned**
	15:8	RO	CON_BUF_76 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_77 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A7A	**15:0**	**0x0000**	**CON_BUF_78_79 (RO)**			**unsigned**
	15:8	RO	CON_BUF_78 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_79 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A7C	**15:0**	**0x0000**	**CON_BUF_80_81 (RO)**			**unsigned**
	15:8	RO	CON_BUF_80 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_81 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A7E	**15:0**	**0x0000**	**CON_BUF_82_83 (RO)**			**unsigned**
	15:8	RO	CON_BUF_82 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_83 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A80	**15:0**	**0x0000**	**CON_BUF_84_85 (RO)**			**unsigned**
	15:8	RO	CON_BUF_84 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_85 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0A82	**15:0**	**0x0000**	**CON_BUF_86_87 (RO)**			**unsigned**
	15:8	RO	CON_BUF_86 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_87 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A84	**15:0**	**0x0000**	**CON_BUF_88_89 (RO)**			**unsigned**
	15:8	RO	CON_BUF_88 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_89 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A86	**15:0**	**0x0000**	**CON_BUF_90_91 (RO)**			**unsigned**
	15:8	RO	CON_BUF_90 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_91 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A88	**15:0**	**0x0000**	**CON_BUF_92_93 (RO)**			**unsigned**
	15:8	RO	CON_BUF_92 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_93 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A8A	**15:0**	**0x0000**	**CON_BUF_94_95 (RO)**			**unsigned**
	15:8	RO	CON_BUF_94 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_95 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0A8C	**15:0**	**0x0000**	**CON_BUF_96_97 (RO)**			**unsigned**
	15:8	RO	CON_BUF_96 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_97 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A8E	**15:0**	**0x0000**	**CON_BUF_98_99 (RO)**			**unsigned**
	15:8	RO	CON_BUF_98 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_99 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A90	**15:0**	**0x0000**	**CON_BUF_100_101 (RO)**			**unsigned**
	15:8	RO	CON_BUF_100 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_101 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A92	**15:0**	**0x0000**	**CON_BUF_102_103 (RO)**			**unsigned**
	15:8	RO	CON_BUF_102 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_103 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A94	**15:0**	**0x0000**	**CON_BUF_104_105 (RO)**			**unsigned**
	15:8	RO	CON_BUF_104 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_105 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0A96	**15:0**	**0x0000**	**CON_BUF_106_107 (RO)**			**unsigned**
	15:8	RO	CON_BUF_106 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_107 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A98	**15:0**	**0x0000**	**CON_BUF_108_109 (RO)**			**unsigned**
	15:8	RO	CON_BUF_108 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_109 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A9A	**15:0**	**0x0000**	**CON_BUF_110_111 (RO)**			**unsigned**
	15:8	RO	CON_BUF_110 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_111 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A9C	**15:0**	**0x0000**	**CON_BUF_112_113 (RO)**			**unsigned**
	15:8	RO	CON_BUF_112 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_113 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0A9E	**15:0**	**0x0000**	**CON_BUF_114_115 (RO)**			**unsigned**
	15:8	RO	CON_BUF_114 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_115 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0AA0	**15:0**	**0x0000**	**CON_BUF_116_117 (RO)**			**unsigned**
	15:8	RO	CON_BUF_116 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_117 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AA2	**15:0**	**0x0000**	**CON_BUF_118_119 (RO)**			**unsigned**
	15:8	RO	CON_BUF_118 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_119 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AA4	**15:0**	**0x0000**	**CON_BUF_120_121 (RO)**			**unsigned**
	15:8	RO	CON_BUF_120 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_121 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AA6	**15:0**	**0x0000**	**CON_BUF_122_123 (RO)**			**unsigned**
	15:8	RO	CON_BUF_122 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_123 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AA8	**15:0**	**0x0000**	**CON_BUF_124_125 (RO)**			**unsigned**
	15:8	RO	CON_BUF_124 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_125 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0AAA	**15:0**	**0x0000**	**CON_BUF_126_127 (RO)**			**unsigned**
	15:8	RO	CON_BUF_126 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_127 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AAC	**15:0**	**0x0000**	**CON_BUF_128_129 (RO)**			**unsigned**
	15:8	RO	CON_BUF_128 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_129 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AAE	**15:0**	**0x0000**	**CON_BUF_130_131 (RO)**			**unsigned**
	15:8	RO	CON_BUF_130 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_131 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AB0	**15:0**	**0x0000**	**CON_BUF_132_133 (RO)**			**unsigned**
	15:8	RO	CON_BUF_132 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_133 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AB2	**15:0**	**0x0000**	**CON_BUF_134_135 (RO)**			**unsigned**
	15:8	RO	CON_BUF_134 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_135 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0AB4	**15:0**	**0x0000**	**CON_BUF_136_137 (RO)**			**unsigned**
	15:8	RO	CON_BUF_136 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_137 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AB6	**15:0**	**0x0000**	**CON_BUF_138_139 (RO)**			**unsigned**
	15:8	RO	CON_BUF_138 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_139 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AB8	**15:0**	**0x0000**	**CON_BUF_140_141 (RO)**			**unsigned**
	15:8	RO	CON_BUF_140 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_141 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0ABA	**15:0**	**0x0000**	**CON_BUF_142_143 (RO)**			**unsigned**
	15:8	RO	CON_BUF_142 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_143 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0ABC	**15:0**	**0x0000**	**CON_BUF_144_145 (RO)**			**unsigned**
	15:8	RO	CON_BUF_144 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_145 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0ABE	**15:0**	**0x0000**	**CON_BUF_146_147 (RO)**			**unsigned**
	15:8	RO	CON_BUF_146 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_147 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AC0	**15:0**	**0x0000**	**CON_BUF_148_149 (RO)**			**unsigned**
	15:8	RO	CON_BUF_148 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_149 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AC2	**15:0**	**0x0000**	**CON_BUF_150_151 (RO)**			**unsigned**
	15:8	RO	CON_BUF_150 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_151 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AC4	**15:0**	**0x0000**	**CON_BUF_152_153 (RO)**			**unsigned**
	15:8	RO	CON_BUF_152 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_153 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AC6	**15:0**	**0x0000**	**CON_BUF_154_155 (RO)**			**unsigned**
	15:8	RO	CON_BUF_154 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_155 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0AC8	**15:0**	**0x0000**	**CON_BUF_156_157 (RO)**			**unsigned**
	15:8	RO	CON_BUF_156 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_157 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0ACA	**15:0**	**0x0000**	**CON_BUF_158_159 (RO)**			**unsigned**
	15:8	RO	CON_BUF_158 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_159 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0ACC	**15:0**	**0x0000**	**CON_BUF_160_161 (RO)**			**unsigned**
	15:8	RO	CON_BUF_160 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_161 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0ACE	**15:0**	**0x0000**	**CON_BUF_162_163 (RO)**			**unsigned**
	15:8	RO	CON_BUF_162 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_163 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AD0	**15:0**	**0x0000**	**CON_BUF_164_165 (RO)**			**unsigned**
	15:8	RO	CON_BUF_164 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_165 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0AD2	**15:0**	**0x0000**	**CON_BUF_166_167 (RO)**			**unsigned**
	15:8	RO	CON_BUF_166 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_167 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AD4	**15:0**	**0x0000**	**CON_BUF_168_169 (RO)**			**unsigned**
	15:8	RO	CON_BUF_168 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_169 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AD6	**15:0**	**0x0000**	**CON_BUF_170_171 (RO)**			**unsigned**
	15:8	RO	CON_BUF_170 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_171 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AD8	**15:0**	**0x0000**	**CON_BUF_172_173 (RO)**			**unsigned**
	15:8	RO	CON_BUF_172 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_173 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0ADA	**15:0**	**0x0000**	**CON_BUF_174_175 (RO)**			**unsigned**
	15:8	RO	CON_BUF_174 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_175 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0ADC	**15:0**	**0x0000**	**CON_BUF_176_177 (RO)**			**unsigned**
	15:8	RO	CON_BUF_176 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_177 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0ADE	**15:0**	**0x0000**	**CON_BUF_178_179 (RO)**			**unsigned**
	15:8	RO	CON_BUF_178 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_179 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AE0	**15:0**	**0x0000**	**CON_BUF_180_181 (RO)**			**unsigned**
	15:8	RO	CON_BUF_180 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_181 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AE2	**15:0**	**0x0000**	**CON_BUF_182_183 (RO)**			**unsigned**
	15:8	RO	CON_BUF_182 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_183 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AE4	**15:0**	**0x0000**	**CON_BUF_184_185 (RO)**			**unsigned**
	15:8	RO	CON_BUF_184 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_185 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0AE6	**15:0**	**0x0000**	**CON_BUF_186_187 (RO)**			**unsigned**
	15:8	RO	CON_BUF_186 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_187 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AE8	**15:0**	**0x0000**	**CON_BUF_188_189 (RO)**			**unsigned**
	15:8	RO	CON_BUF_188 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_189 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AEA	**15:0**	**0x0000**	**CON_BUF_190_191 (RO)**			**unsigned**
	15:8	RO	CON_BUF_190 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_191 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AEC	**15:0**	**0x0000**	**CON_BUF_192_193 (RO)**			**unsigned**
	15:8	RO	CON_BUF_192 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_193 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AEE	**15:0**	**0x0000**	**CON_BUF_194_195 (RO)**			**unsigned**
	15:8	RO	CON_BUF_194 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_195 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0AF0	**15:0**	**0x0000**	**CON_BUF_196_197 (RO)**			**unsigned**
	15:8	RO	CON_BUF_196 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_197 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AF2	**15:0**	**0x0000**	**CON_BUF_198_199 (RO)**			**unsigned**
	15:8	RO	CON_BUF_198 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_199 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AF4	**15:0**	**0x0000**	**CON_BUF_200_201 (RO)**			**unsigned**
	15:8	RO	CON_BUF_200 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_201 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AF6	**15:0**	**0x0000**	**CON_BUF_202_203 (RO)**			**unsigned**
	15:8	RO	CON_BUF_202 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_203 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AF8	**15:0**	**0x0000**	**CON_BUF_204_205 (RO)**			**unsigned**
	15:8	RO	CON_BUF_204 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_205 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0AFA	**15:0**	**0x0000**	**CON_BUF_206_207 (RO)**			**unsigned**
	15:8	RO	CON_BUF_206 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_207 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AFC	**15:0**	**0x0000**	**CON_BUF_208_209 (RO)**			**unsigned**
	15:8	RO	CON_BUF_208 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_209 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0AFE	**15:0**	**0x0000**	**CON_BUF_210_211 (RO)**			**unsigned**
	15:8	RO	CON_BUF_210 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_211 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B00	**15:0**	**0x0000**	**CON_BUF_212_213 (RO)**			**unsigned**
	15:8	RO	CON_BUF_212 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_213 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B02	**15:0**	**0x0000**	**CON_BUF_214_215 (RO)**			**unsigned**
	15:8	RO	CON_BUF_214 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_215 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0B04	**15:0**	**0x0000**	**CON_BUF_216_217 (RO)**			**unsigned**
	15:8	RO	CON_BUF_216 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_217 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B06	**15:0**	**0x0000**	**CON_BUF_218_219 (RO)**			**unsigned**
	15:8	RO	CON_BUF_218 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_219 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B08	**15:0**	**0x0000**	**CON_BUF_220_221 (RO)**			**unsigned**
	15:8	RO	CON_BUF_220 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_221 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B0A	**15:0**	**0x0000**	**CON_BUF_222_223 (RO)**			**unsigned**
	15:8	RO	CON_BUF_222 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_223 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B0C	**15:0**	**0x0000**	**CON_BUF_224_225 (RO)**			**unsigned**
	15:8	RO	CON_BUF_224 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_225 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0B0E	**15:0**	**0x0000**	**CON_BUF_226_227 (RO)**			**unsigned**
	15:8	RO	CON_BUF_226 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_227 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B10	**15:0**	**0x0000**	**CON_BUF_228_229 (RO)**			**unsigned**
	15:8	RO	CON_BUF_228 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_229 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B12	**15:0**	**0x0000**	**CON_BUF_230_231 (RO)**			**unsigned**
	15:8	RO	CON_BUF_230 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_231 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B14	**15:0**	**0x0000**	**CON_BUF_232_233 (RO)**			**unsigned**
	15:8	RO	CON_BUF_232 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_233 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B16	**15:0**	**0x0000**	**CON_BUF_234_235 (RO)**			**unsigned**
	15:8	RO	CON_BUF_234 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_235 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0B18	**15:0**	**0x0000**	**CON_BUF_236_237 (RO)**			**unsigned**
	15:8	RO	CON_BUF_236 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_237 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B1A	**15:0**	**0x0000**	**CON_BUF_238_239 (RO)**			**unsigned**
	15:8	RO	CON_BUF_238 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_239 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B1C	**15:0**	**0x0000**	**CON_BUF_240_241 (RO)**			**unsigned**
	15:8	RO	CON_BUF_240 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_241 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B1E	**15:0**	**0x0000**	**CON_BUF_242_243 (RO)**			**unsigned**
	15:8	RO	CON_BUF_242 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_243 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B20	**15:0**	**0x0000**	**CON_BUF_244_245 (RO)**			**unsigned**
	15:8	RO	CON_BUF_244 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_245 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0B22	**15:0**	**0x0000**	**CON_BUF_246_247 (RO)**			**unsigned**
	15:8	RO	CON_BUF_246 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_247 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B24	**15:0**	**0x0000**	**CON_BUF_248_249 (RO)**			**unsigned**
	15:8	RO	CON_BUF_248 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_249 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B26	**15:0**	**0x0000**	**CON_BUF_250_251 (RO)**			**unsigned**
	15:8	RO	CON_BUF_250 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_251 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B28	**15:0**	**0x0000**	**CON_BUF_252_253 (RO)**			**unsigned**
	15:8	RO	CON_BUF_252 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_253 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B2A	**15:0**	**0x0000**	**CON_BUF_254_255 (RO)**			**unsigned**
	15:8	RO	CON_BUF_254 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_255 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0B2C	**15:0**	**0x0000**	**CON_BUF_256_257 (RO)**			**unsigned**
	15:8	RO	CON_BUF_256 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_257 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B2E	**15:0**	**0x0000**	**CON_BUF_258_259 (RO)**			**unsigned**
	15:8	RO	CON_BUF_258 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_259 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B30	**15:0**	**0x0000**	**CON_BUF_260_261 (RO)**			**unsigned**
	15:8	RO	CON_BUF_260 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_261 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B32	**15:0**	**0x0000**	**CON_BUF_262_263 (RO)**			**unsigned**
	15:8	RO	CON_BUF_262 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_263 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B34	**15:0**	**0x0000**	**CON_BUF_264_265 (RO)**			**unsigned**
	15:8	RO	CON_BUF_264 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_265 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0B36	**15:0**	**0x0000**	**CON_BUF_266_267 (RO)**			**unsigned**
	15:8	RO	CON_BUF_266 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_267 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B38	**15:0**	**0x0000**	**CON_BUF_268_269 (RO)**			**unsigned**
	15:8	RO	CON_BUF_268 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_269 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B3A	**15:0**	**0x0000**	**CON_BUF_270_271 (RO)**			**unsigned**
	15:8	RO	CON_BUF_270 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_271 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B3C	**15:0**	**0x0000**	**CON_BUF_272_273 (RO)**			**unsigned**
	15:8	RO	CON_BUF_272 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_273 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B3E	**15:0**	**0x0000**	**CON_BUF_274_275 (RO)**			**unsigned**
	15:8	RO	CON_BUF_274 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_275 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0B40	**15:0**	**0x0000**	**CON_BUF_276_277 (RO)**			**unsigned**
	15:8	RO	CON_BUF_276 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_277 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B42	**15:0**	**0x0000**	**CON_BUF_278_279 (RO)**			**unsigned**
	15:8	RO	CON_BUF_278 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_279 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B44	**15:0**	**0x0000**	**CON_BUF_280_281 (RO)**			**unsigned**
	15:8	RO	CON_BUF_280 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_281 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B46	**15:0**	**0x0000**	**CON_BUF_282_283 (RO)**			**unsigned**
	15:8	RO	CON_BUF_282 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_283 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B48	**15:0**	**0x0000**	**CON_BUF_284_285 (RO)**			**unsigned**
	15:8	RO	CON_BUF_284 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_285 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0B4A	**15:0**	**0x0000**	**CON_BUF_286_287 (RO)**			**unsigned**
	15:8	RO	CON_BUF_286 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_287 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B4C	**15:0**	**0x0000**	**CON_BUF_288_289 (RO)**			**unsigned**
	15:8	RO	CON_BUF_288 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_289 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B4E	**15:0**	**0x0000**	**CON_BUF_290_291 (RO)**			**unsigned**
	15:8	RO	CON_BUF_290 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_291 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B50	**15:0**	**0x0000**	**CON_BUF_292_293 (RO)**			**unsigned**
	15:8	RO	CON_BUF_292 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_293 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B52	**15:0**	**0x0000**	**CON_BUF_294_295 (RO)**			**unsigned**
	15:8	RO	CON_BUF_294 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_295 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0B54	**15:0**	**0x0000**	**CON_BUF_296_297 (RO)**			**unsigned**
	15:8	RO	CON_BUF_296 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_297 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B56	**15:0**	**0x0000**	**CON_BUF_298_299 (RO)**			**unsigned**
	15:8	RO	CON_BUF_298 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_299 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B58	**15:0**	**0x0000**	**CON_BUF_300_301 (RO)**			**unsigned**
	15:8	RO	CON_BUF_300 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_301 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B5A	**15:0**	**0x0000**	**CON_BUF_302_303 (RO)**			**unsigned**
	15:8	RO	CON_BUF_302 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_303 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B5C	**15:0**	**0x0000**	**CON_BUF_304_305 (RO)**			**unsigned**
	15:8	RO	CON_BUF_304 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_305 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0B5E	**15:0**	**0x0000**	**CON_BUF_306_307 (RO)**			**unsigned**
	15:8	RO	CON_BUF_306 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_307 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B60	**15:0**	**0x0000**	**CON_BUF_308_309 (RO)**			**unsigned**
	15:8	RO	CON_BUF_308 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_309 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B62	**15:0**	**0x0000**	**CON_BUF_310_311 (RO)**			**unsigned**
	15:8	RO	CON_BUF_310 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_311 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B64	**15:0**	**0x0000**	**CON_BUF_312_313 (RO)**			**unsigned**
	15:8	RO	CON_BUF_312 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_313 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B66	**15:0**	**0x0000**	**CON_BUF_314_315 (RO)**			**unsigned**
	15:8	RO	CON_BUF_314 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_315 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0B68	**15:0**	**0x0000**	**CON_BUF_316_317 (RO)**			**unsigned**
	15:8	RO	CON_BUF_316 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_317 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B6A	**15:0**	**0x0000**	**CON_BUF_318_319 (RO)**			**unsigned**
	15:8	RO	CON_BUF_318 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_319 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B6C	**15:0**	**0x0000**	**CON_BUF_320_321 (RO)**			**unsigned**
	15:8	RO	CON_BUF_320 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_321 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B6E	**15:0**	**0x0000**	**CON_BUF_322_323 (RO)**			**unsigned**
	15:8	RO	CON_BUF_322 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_323 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B70	**15:0**	**0x0000**	**CON_BUF_324_325 (RO)**			**unsigned**
	15:8	RO	CON_BUF_324 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_325 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0B72	**15:0**	**0x0000**	**CON_BUF_326_327 (RO)**			**unsigned**
	15:8	RO	CON_BUF_326 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_327 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B74	**15:0**	**0x0000**	**CON_BUF_328_329 (RO)**			**unsigned**
	15:8	RO	CON_BUF_328 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_329 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B76	**15:0**	**0x0000**	**CON_BUF_330_331 (RO)**			**unsigned**
	15:8	RO	CON_BUF_330 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_331 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B78	**15:0**	**0x0000**	**CON_BUF_332_333 (RO)**			**unsigned**
	15:8	RO	CON_BUF_332 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_333 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B7A	**15:0**	**0x0000**	**CON_BUF_334_335 (RO)**			**unsigned**
	15:8	RO	CON_BUF_334 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_335 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0B7C	**15:0**	**0x0000**	**CON_BUF_336_337 (RO)**			**unsigned**
	15:8	RO	CON_BUF_336 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_337 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B7E	**15:0**	**0x0000**	**CON_BUF_338_339 (RO)**			**unsigned**
	15:8	RO	CON_BUF_338 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_339 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B80	**15:0**	**0x0000**	**CON_BUF_340_341 (RO)**			**unsigned**
	15:8	RO	CON_BUF_340 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_341 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B82	**15:0**	**0x0000**	**CON_BUF_342_343 (RO)**			**unsigned**
	15:8	RO	CON_BUF_342 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_343 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B84	**15:0**	**0x0000**	**CON_BUF_344_345 (RO)**			**unsigned**
	15:8	RO	CON_BUF_344 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_345 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0B86	**15:0**	**0x0000**	**CON_BUF_346_347 (RO)**			**unsigned**
	15:8	RO	CON_BUF_346 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_347 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B88	**15:0**	**0x0000**	**CON_BUF_348_349 (RO)**			**unsigned**
	15:8	RO	CON_BUF_348 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_349 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B8A	**15:0**	**0x0000**	**CON_BUF_350_351 (RO)**			**unsigned**
	15:8	RO	CON_BUF_350 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_351 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B8C	**15:0**	**0x0000**	**CON_BUF_352_353 (RO)**			**unsigned**
	15:8	RO	CON_BUF_352 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_353 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B8E	**15:0**	**0x0000**	**CON_BUF_354_355 (RO)**			**unsigned**
	15:8	RO	CON_BUF_354 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_355 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0B90	**15:0**	**0x0000**	**CON_BUF_356_357 (RO)**			**unsigned**
	15:8	RO	CON_BUF_356 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_357 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B92	**15:0**	**0x0000**	**CON_BUF_358_359 (RO)**			**unsigned**
	15:8	RO	CON_BUF_358 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_359 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B94	**15:0**	**0x0000**	**CON_BUF_360_361 (RO)**			**unsigned**
	15:8	RO	CON_BUF_360 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_361 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B96	**15:0**	**0x0000**	**CON_BUF_362_363 (RO)**			**unsigned**
	15:8	RO	CON_BUF_362 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_363 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B98	**15:0**	**0x0000**	**CON_BUF_364_365 (RO)**			**unsigned**
	15:8	RO	CON_BUF_364 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_365 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0B9A	**15:0**	**0x0000**	**CON_BUF_366_367 (RO)**			**unsigned**
	15:8	RO	CON_BUF_366 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_367 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B9C	**15:0**	**0x0000**	**CON_BUF_368_369 (RO)**			**unsigned**
	15:8	RO	CON_BUF_368 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_369 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0B9E	**15:0**	**0x0000**	**CON_BUF_370_371 (RO)**			**unsigned**
	15:8	RO	CON_BUF_370 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_371 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BA0	**15:0**	**0x0000**	**CON_BUF_372_373 (RO)**			**unsigned**
	15:8	RO	CON_BUF_372 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_373 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BA2	**15:0**	**0x0000**	**CON_BUF_374_375 (RO)**			**unsigned**
	15:8	RO	CON_BUF_374 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_375 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0BA4	**15:0**	**0x0000**	**CON_BUF_376_377 (RO)**			**unsigned**
	15:8	RO	CON_BUF_376 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_377 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BA6	**15:0**	**0x0000**	**CON_BUF_378_379 (RO)**			**unsigned**
	15:8	RO	CON_BUF_378 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_379 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BA8	**15:0**	**0x0000**	**CON_BUF_380_381 (RO)**			**unsigned**
	15:8	RO	CON_BUF_380 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_381 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BAA	**15:0**	**0x0000**	**CON_BUF_382_383 (RO)**			**unsigned**
	15:8	RO	CON_BUF_382 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_383 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BAC	**15:0**	**0x0000**	**CON_BUF_384_385 (RO)**			**unsigned**
	15:8	RO	CON_BUF_384 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_385 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0BAE	**15:0**	**0x0000**	**CON_BUF_386_387 (RO)**			**unsigned**
	15:8	RO	CON_BUF_386 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_387 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BB0	**15:0**	**0x0000**	**CON_BUF_388_389 (RO)**			**unsigned**
	15:8	RO	CON_BUF_388 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_389 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BB2	**15:0**	**0x0000**	**CON_BUF_390_391 (RO)**			**unsigned**
	15:8	RO	CON_BUF_390 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_391 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BB4	**15:0**	**0x0000**	**CON_BUF_392_393 (RO)**			**unsigned**
	15:8	RO	CON_BUF_392 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_393 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BB6	**15:0**	**0x0000**	**CON_BUF_394_395 (RO)**			**unsigned**
	15:8	RO	CON_BUF_394 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_395 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0BB8	**15:0**	**0x0000**	**CON_BUF_396_397 (RO)**			**unsigned**
	15:8	RO	CON_BUF_396 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_397 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BBA	**15:0**	**0x0000**	**CON_BUF_398_399 (RO)**			**unsigned**
	15:8	RO	CON_BUF_398 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_399 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BBC	**15:0**	**0x0000**	**CON_BUF_400_401 (RO)**			**unsigned**
	15:8	RO	CON_BUF_400 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_401 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BBE	**15:0**	**0x0000**	**CON_BUF_402_403 (RO)**			**unsigned**
	15:8	RO	CON_BUF_402 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_403 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BC0	**15:0**	**0x0000**	**CON_BUF_404_405 (RO)**			**unsigned**
	15:8	RO	CON_BUF_404 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_405 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0BC2	**15:0**	**0x0000**	**CON_BUF_406_407 (RO)**			**unsigned**
	15:8	RO	CON_BUF_406 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_407 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BC4	**15:0**	**0x0000**	**CON_BUF_408_409 (RO)**			**unsigned**
	15:8	RO	CON_BUF_408 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_409 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BC6	**15:0**	**0x0000**	**CON_BUF_410_411 (RO)**			**unsigned**
	15:8	RO	CON_BUF_410 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_411 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BC8	**15:0**	**0x0000**	**CON_BUF_412_413 (RO)**			**unsigned**
	15:8	RO	CON_BUF_412 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_413 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BCA	**15:0**	**0x0000**	**CON_BUF_414_415 (RO)**			**unsigned**
	15:8	RO	CON_BUF_414 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_415 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0BCC	**15:0**	**0x0000**	**CON_BUF_416_417 (RO)**			**unsigned**
	15:8	RO	CON_BUF_416 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_417 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BCE	**15:0**	**0x0000**	**CON_BUF_418_419 (RO)**			**unsigned**
	15:8	RO	CON_BUF_418 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_419 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BD0	**15:0**	**0x0000**	**CON_BUF_420_421 (RO)**			**unsigned**
	15:8	RO	CON_BUF_420 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_421 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BD2	**15:0**	**0x0000**	**CON_BUF_422_423 (RO)**			**unsigned**
	15:8	RO	CON_BUF_422 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_423 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BD4	**15:0**	**0x0000**	**CON_BUF_424_425 (RO)**			**unsigned**
	15:8	RO	CON_BUF_424 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_425 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0BD6	**15:0**	**0x0000**	**CON_BUF_426_427 (RO)**			**unsigned**
	15:8	RO	CON_BUF_426 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_427 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BD8	**15:0**	**0x0000**	**CON_BUF_428_429 (RO)**			**unsigned**
	15:8	RO	CON_BUF_428 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_429 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BDA	**15:0**	**0x0000**	**CON_BUF_430_431 (RO)**			**unsigned**
	15:8	RO	CON_BUF_430 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_431 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BDC	**15:0**	**0x0000**	**CON_BUF_432_433 (RO)**			**unsigned**
	15:8	RO	CON_BUF_432 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_433 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BDE	**15:0**	**0x0000**	**CON_BUF_434_435 (RO)**			**unsigned**
	15:8	RO	CON_BUF_434 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_435 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0BE0	**15:0**	**0x0000**	**CON_BUF_436_437 (RO)**			**unsigned**
	15:8	RO	CON_BUF_436 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_437 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BE2	**15:0**	**0x0000**	**CON_BUF_438_439 (RO)**			**unsigned**
	15:8	RO	CON_BUF_438 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_439 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BE4	**15:0**	**0x0000**	**CON_BUF_440_441 (RO)**			**unsigned**
	15:8	RO	CON_BUF_440 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_441 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BE6	**15:0**	**0x0000**	**CON_BUF_442_443 (RO)**			**unsigned**
	15:8	RO	CON_BUF_442 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_443 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BE8	**15:0**	**0x0000**	**CON_BUF_444_445 (RO)**			**unsigned**
	15:8	RO	CON_BUF_444 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_445 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0BEA	**15:0**	**0x0000**	**CON_BUF_446_447 (RO)**			**unsigned**
	15:8	RO	CON_BUF_446 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_447 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BEC	**15:0**	**0x0000**	**CON_BUF_448_449 (RO)**			**unsigned**
	15:8	RO	CON_BUF_448 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_449 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BEE	**15:0**	**0x0000**	**CON_BUF_450_451 (RO)**			**unsigned**
	15:8	RO	CON_BUF_450 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_451 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BF0	**15:0**	**0x0000**	**CON_BUF_452_453 (RO)**			**unsigned**
	15:8	RO	CON_BUF_452 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_453 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BF2	**15:0**	**0x0000**	**CON_BUF_454_455 (RO)**			**unsigned**
	15:8	RO	CON_BUF_454 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_455 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0BF4	**15:0**	**0x0000**	**CON_BUF_456_457 (RO)**			**unsigned**
	15:8	RO	CON_BUF_456 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_457 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BF6	**15:0**	**0x0000**	**CON_BUF_458_459 (RO)**			**unsigned**
	15:8	RO	CON_BUF_458 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_459 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BF8	**15:0**	**0x0000**	**CON_BUF_460_461 (RO)**			**unsigned**
	15:8	RO	CON_BUF_460 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_461 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BFA	**15:0**	**0x0000**	**CON_BUF_462_463 (RO)**			**unsigned**
	15:8	RO	CON_BUF_462 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_463 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0BFC	**15:0**	**0x0000**	**CON_BUF_464_465 (RO)**			**unsigned**
	15:8	RO	CON_BUF_464 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_465 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0BFE	**15:0**	**0x0000**	**CON_BUF_466_467 (RO)**			**unsigned**
	15:8	RO	CON_BUF_466 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_467 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0C00	**15:0**	**0x0000**	**CON_BUF_468_469 (RO)**			**unsigned**
	15:8	RO	CON_BUF_468 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_469 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0C02	**15:0**	**0x0000**	**CON_BUF_470_471 (RO)**			**unsigned**
	15:8	RO	CON_BUF_470 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_471 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0C04	**15:0**	**0x0000**	**CON_BUF_472_473 (RO)**			**unsigned**
	15:8	RO	CON_BUF_472 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_473 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0C06	**15:0**	**0x0000**	**CON_BUF_474_475 (RO)**			**unsigned**
	15:8	RO	CON_BUF_474 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_475 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0C08	**15:0**	**0x0000**	**CON_BUF_476_477 (RO)**			**unsigned**
	15:8	RO	CON_BUF_476 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_477 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0C0A	**15:0**	**0x0000**	**CON_BUF_478_479 (RO)**			**unsigned**
	15:8	RO	CON_BUF_478 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_479 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0C0C	**15:0**	**0x0000**	**CON_BUF_480_481 (RO)**			**unsigned**
	15:8	RO	CON_BUF_480 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_481 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0C0E	**15:0**	**0x0000**	**CON_BUF_482_483 (RO)**			**unsigned**
	15:8	RO	CON_BUF_482 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_483 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0C10	**15:0**	**0x0000**	**CON_BUF_484_485 (RO)**			**unsigned**
	15:8	RO	CON_BUF_484 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_485 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0C12	**15:0**	**0x0000**	**CON_BUF_486_487 (RO)**			**unsigned**
	15:8	RO	CON_BUF_486 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_487 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0C14	**15:0**	**0x0000**	**CON_BUF_488_489 (RO)**			**unsigned**
	15:8	RO	CON_BUF_488 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_489 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0C16	**15:0**	**0x0000**	**CON_BUF_490_491 (RO)**			**unsigned**
	15:8	RO	CON_BUF_490 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_491 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0C18	**15:0**	**0x0000**	**CON_BUF_492_493 (RO)**			**unsigned**
	15:8	RO	CON_BUF_492 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_493 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0C1A	**15:0**	**0x0000**	**CON_BUF_494_495 (RO)**			**unsigned**
	15:8	RO	CON_BUF_494 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_495 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0C1C	**15:0**	**0x0000**	**CON_BUF_496_497 (RO)**			**unsigned**
	15:8	RO	CON_BUF_496 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_497 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0C1E	**15:0**	**0x0000**	**CON_BUF_498_499 (RO)**			**unsigned**
	15:8	RO	CON_BUF_498 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_499 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0C20	**15:0**	**0x0000**	**CON_BUF_500_501 (RO)**			**unsigned**
	15:8	RO	CON_BUF_500 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_501 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0C22	**15:0**	**0x0000**	**CON_BUF_502_503 (RO)**			**unsigned**
	15:8	RO	CON_BUF_502 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_503 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0C24	**15:0**	**0x0000**	**CON_BUF_504_505 (RO)**			**unsigned**
	15:8	RO	CON_BUF_504 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_505 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0C26	**15:0**	**0x0000**	**CON_BUF_506_507 (RO)**			**unsigned**
	15:8	RO	CON_BUF_506 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_507 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0C28	**15:0**	**0x0000**	**CON_BUF_508_509 (RO)**			**unsigned**
	15:8	RO	CON_BUF_508 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_509 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0C2A	**15:0**	**0x0000**	**CON_BUF_510_511 (RO)**			**unsigned**
	15:8	RO	CON_BUF_510 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	7:0	RO	CON_BUF_511 This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.			unsigned
	This buffer contains the last 512 characters written to the console. Note that console buffer size can vary based on the con_size register.					
R0x0C2C	**15:0**	**0x0000**	**CLS_TABLE_0 (RO)**			**unsigned**
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C2E	**15:0**	**0x0000**	**CLS_TABLE_1 (RO)**			**unsigned**
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C30	**15:0**	**0x0000**	**CLS_TABLE_2 (RO)**			**unsigned**
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C32	**15:0**	**0x0000**	**CLS_TABLE_3 (RO)**			**unsigned**
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C34	**15:0**	**0x0000**	**CLS_TABLE_4 (RO)**			**unsigned**
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C36	**15:0**	**0x0000**	**CLS_TABLE_5 (RO)**			**unsigned**
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C38	**15:0**	**0x0000**	**CLS_TABLE_6 (RO)**			**unsigned**
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C3A	**15:0**	**0x0000**	**CLS_TABLE_7 (RO)**			**unsigned**
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C3C	**15:0**	**0x0000**	**CLS_TABLE_8 (RO)**			**unsigned**
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C3E	**15:0**	**0x0000**	**CLS_TABLE_9 (RO)**			**unsigned**
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0C40	15:0	0x0000	CLS_TABLE_10 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C42	15:0	0x0000	CLS_TABLE_11 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C44	15:0	0x0000	CLS_TABLE_12 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C46	15:0	0x0000	CLS_TABLE_13 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C48	15:0	0x0000	CLS_TABLE_14 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C4A	15:0	0x0000	CLS_TABLE_15 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C4C	15:0	0x0000	CLS_TABLE_16 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C4E	15:0	0x0000	CLS_TABLE_17 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C50	15:0	0x0000	CLS_TABLE_18 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C52	15:0	0x0000	CLS_TABLE_19 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C54	15:0	0x0000	CLS_TABLE_20 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C56	15:0	0x0000	CLS_TABLE_21 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C58	15:0	0x0000	CLS_TABLE_22 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C5A	15:0	0x0000	CLS_TABLE_23 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C5C	15:0	0x0000	CLS_TABLE_24 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C5E	15:0	0x0000	CLS_TABLE_25 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C60	15:0	0x0000	CLS_TABLE_26 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C62	15:0	0x0000	CLS_TABLE_27 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C64	15:0	0x0000	CLS_TABLE_28 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C66	15:0	0x0000	CLS_TABLE_29 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0C68	15:0	0x0000	CLS_TABLE_30 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C6A	15:0	0x0000	CLS_TABLE_31 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C6C	15:0	0x0000	CLS_TABLE_32 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C6E	15:0	0x0000	CLS_TABLE_33 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C70	15:0	0x0000	CLS_TABLE_34 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C72	15:0	0x0000	CLS_TABLE_35 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C74	15:0	0x0000	CLS_TABLE_36 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C76	15:0	0x0000	CLS_TABLE_37 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C78	15:0	0x0000	CLS_TABLE_38 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C7A	15:0	0x0000	CLS_TABLE_39 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C7C	15:0	0x0000	CLS_TABLE_40 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C7E	15:0	0x0000	CLS_TABLE_41 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C80	15:0	0x0000	CLS_TABLE_42 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C82	15:0	0x0000	CLS_TABLE_43 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C84	15:0	0x0000	CLS_TABLE_44 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C86	15:0	0x0000	CLS_TABLE_45 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C88	15:0	0x0000	CLS_TABLE_46 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C8A	15:0	0x0000	CLS_TABLE_47 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C8C	15:0	0x0000	CLS_TABLE_48 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C8E	15:0	0x0000	CLS_TABLE_49 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0C90	15:0	0x0000	CLS_TABLE_50 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C92	15:0	0x0000	CLS_TABLE_51 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C94	15:0	0x0000	CLS_TABLE_52 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C96	15:0	0x0000	CLS_TABLE_53 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C98	15:0	0x0000	CLS_TABLE_54 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C9A	15:0	0x0000	CLS_TABLE_55 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C9C	15:0	0x0000	CLS_TABLE_56 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0C9E	15:0	0x0000	CLS_TABLE_57 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CA0	15:0	0x0000	CLS_TABLE_58 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CA2	15:0	0x0000	CLS_TABLE_59 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CA4	15:0	0x0000	CLS_TABLE_60 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CA6	15:0	0x0000	CLS_TABLE_61 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CA8	15:0	0x0000	CLS_TABLE_62 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CAA	15:0	0x0000	CLS_TABLE_63 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CAC	15:0	0x0000	CLS_TABLE_64 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CAE	15:0	0x0000	CLS_TABLE_65 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CB0	15:0	0x0000	CLS_TABLE_66 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CB2	15:0	0x0000	CLS_TABLE_67 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CB4	15:0	0x0000	CLS_TABLE_68 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CB6	15:0	0x0000	CLS_TABLE_69 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0CB8	15:0	0x0000	CLS_TABLE_70 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CBA	15:0	0x0000	CLS_TABLE_71 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CBC	15:0	0x0000	CLS_TABLE_72 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CBE	15:0	0x0000	CLS_TABLE_73 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CC0	15:0	0x0000	CLS_TABLE_74 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CC2	15:0	0x0000	CLS_TABLE_75 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CC4	15:0	0x0000	CLS_TABLE_76 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CC6	15:0	0x0000	CLS_TABLE_77 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CC8	15:0	0x0000	CLS_TABLE_78 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CCA	15:0	0x0000	CLS_TABLE_79 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CCC	15:0	0x0000	CLS_TABLE_80 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CCE	15:0	0x0000	CLS_TABLE_81 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CD0	15:0	0x0000	CLS_TABLE_82 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CD2	15:0	0x0000	CLS_TABLE_83 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CD4	15:0	0x0000	CLS_TABLE_84 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CD6	15:0	0x0000	CLS_TABLE_85 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CD8	15:0	0x0000	CLS_TABLE_86 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CDA	15:0	0x0000	CLS_TABLE_87 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CDC	15:0	0x0000	CLS_TABLE_88 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CDE	15:0	0x0000	CLS_TABLE_89 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0CE0	15:0	0x0000	CLS_TABLE_90 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CE2	15:0	0x0000	CLS_TABLE_91 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CE4	15:0	0x0000	CLS_TABLE_92 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CE6	15:0	0x0000	CLS_TABLE_93 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CE8	15:0	0x0000	CLS_TABLE_94 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CEA	15:0	0x0000	CLS_TABLE_95 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CEC	15:0	0x0000	CLS_TABLE_96 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CEE	15:0	0x0000	CLS_TABLE_97 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CF0	15:0	0x0000	CLS_TABLE_98 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CF2	15:0	0x0000	CLS_TABLE_99 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CF4	15:0	0x0000	CLS_TABLE_100 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CF6	15:0	0x0000	CLS_TABLE_101 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CF8	15:0	0x0000	CLS_TABLE_102 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CFA	15:0	0x0000	CLS_TABLE_103 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CFC	15:0	0x0000	CLS_TABLE_104 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0CFE	15:0	0x0000	CLS_TABLE_105 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D00	15:0	0x0000	CLS_TABLE_106 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D02	15:0	0x0000	CLS_TABLE_107 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D04	15:0	0x0000	CLS_TABLE_108 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D06	15:0	0x0000	CLS_TABLE_109 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0D08	15:0	0x0000	CLS_TABLE_110 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D0A	15:0	0x0000	CLS_TABLE_111 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D0C	15:0	0x0000	CLS_TABLE_112 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D0E	15:0	0x0000	CLS_TABLE_113 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D10	15:0	0x0000	CLS_TABLE_114 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D12	15:0	0x0000	CLS_TABLE_115 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D14	15:0	0x0000	CLS_TABLE_116 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D16	15:0	0x0000	CLS_TABLE_117 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D18	15:0	0x0000	CLS_TABLE_118 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D1A	15:0	0x0000	CLS_TABLE_119 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D1C	15:0	0x0000	CLS_TABLE_120 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D1E	15:0	0x0000	CLS_TABLE_121 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D20	15:0	0x0000	CLS_TABLE_122 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D22	15:0	0x0000	CLS_TABLE_123 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D24	15:0	0x0000	CLS_TABLE_124 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D26	15:0	0x0000	CLS_TABLE_125 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D28	15:0	0x0000	CLS_TABLE_126 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D2A	15:0	0x0000	CLS_TABLE_127 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D2C	15:0	0x0000	CLS_TABLE_128 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D2E	15:0	0x0000	CLS_TABLE_129 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0D30	15:0	0x0000	CLS_TABLE_130 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D32	15:0	0x0000	CLS_TABLE_131 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D34	15:0	0x0000	CLS_TABLE_132 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D36	15:0	0x0000	CLS_TABLE_133 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D38	15:0	0x0000	CLS_TABLE_134 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D3A	15:0	0x0000	CLS_TABLE_135 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D3C	15:0	0x0000	CLS_TABLE_136 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D3E	15:0	0x0000	CLS_TABLE_137 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D40	15:0	0x0000	CLS_TABLE_138 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D42	15:0	0x0000	CLS_TABLE_139 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D44	15:0	0x0000	CLS_TABLE_140 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D46	15:0	0x0000	CLS_TABLE_141 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D48	15:0	0x0000	CLS_TABLE_142 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D4A	15:0	0x0000	CLS_TABLE_143 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D4C	15:0	0x0000	CLS_TABLE_144 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D4E	15:0	0x0000	CLS_TABLE_145 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D50	15:0	0x0000	CLS_TABLE_146 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D52	15:0	0x0000	CLS_TABLE_147 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D54	15:0	0x0000	CLS_TABLE_148 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D56	15:0	0x0000	CLS_TABLE_149 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0D58	15:0	0x0000	CLS_TABLE_150 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D5A	15:0	0x0000	CLS_TABLE_151 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D5C	15:0	0x0000	CLS_TABLE_152 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D5E	15:0	0x0000	CLS_TABLE_153 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D60	15:0	0x0000	CLS_TABLE_154 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D62	15:0	0x0000	CLS_TABLE_155 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D64	15:0	0x0000	CLS_TABLE_156 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D66	15:0	0x0000	CLS_TABLE_157 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D68	15:0	0x0000	CLS_TABLE_158 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D6A	15:0	0x0000	CLS_TABLE_159 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D6C	15:0	0x0000	CLS_TABLE_160 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D6E	15:0	0x0000	CLS_TABLE_161 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D70	15:0	0x0000	CLS_TABLE_162 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D72	15:0	0x0000	CLS_TABLE_163 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D74	15:0	0x0000	CLS_TABLE_164 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D76	15:0	0x0000	CLS_TABLE_165 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D78	15:0	0x0000	CLS_TABLE_166 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D7A	15:0	0x0000	CLS_TABLE_167 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D7C	15:0	0x0000	CLS_TABLE_168 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D7E	15:0	0x0000	CLS_TABLE_169 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0D80	15:0	0x0000	CLS_TABLE_170 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D82	15:0	0x0000	CLS_TABLE_171 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D84	15:0	0x0000	CLS_TABLE_172 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D86	15:0	0x0000	CLS_TABLE_173 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D88	15:0	0x0000	CLS_TABLE_174 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D8A	15:0	0x0000	CLS_TABLE_175 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D8C	15:0	0x0000	CLS_TABLE_176 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D8E	15:0	0x0000	CLS_TABLE_177 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D90	15:0	0x0000	CLS_TABLE_178 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D92	15:0	0x0000	CLS_TABLE_179 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D94	15:0	0x0000	CLS_TABLE_180 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D96	15:0	0x0000	CLS_TABLE_181 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D98	15:0	0x0000	CLS_TABLE_182 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D9A	15:0	0x0000	CLS_TABLE_183 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D9C	15:0	0x0000	CLS_TABLE_184 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0D9E	15:0	0x0000	CLS_TABLE_185 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0DA0	15:0	0x0000	CLS_TABLE_186 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0DA2	15:0	0x0000	CLS_TABLE_187 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0DA4	15:0	0x0000	CLS_TABLE_188 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0DA6	15:0	0x0000	CLS_TABLE_189 (RO)			unsigned
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0DA8	**15:0**	**0x0000**	**CLS_TABLE_190 (RO)**			**unsigned**
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0DAA	**15:0**	**0x0000**	**CLS_TABLE_191 (RO)**			**unsigned**
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0DAC	**15:0**	**0x0000**	**CLS_TABLE_192 (RO)**			**unsigned**
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0DAE	**15:0**	**0x0000**	**CLS_TABLE_193 (RO)**			**unsigned**
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0DB0	**15:0**	**0x0000**	**CLS_TABLE_194 (RO)**			**unsigned**
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0DB2	**15:0**	**0x0000**	**CLS_TABLE_195 (RO)**			**unsigned**
	ALC2 (Auto-CLS) table (size is 4x7x7 = 196) that is written into HW.					
R0x0DB6	**15:0**	**0x0000**	**AWB_GGAIN (RO)**			**fixed12**
	This register defines the green gain of the current white point. Format: s3.12					
R0x0DB8	**15:0**	**0x0000**	**LIFT (RO)**			**fixed14**
	Final lift offset. It is offset, added at the beginning of the image pipeline, after white balance gains. Format: s1.14					
R0x0DBA	**15:0**	**0x0000**	**ATM_OVEREXPOSURE_VALUE (RO)**			**fixed12**
	ATM overexposure value is requested image overexposure. Format: s3.12					
R0x0DBC	**31:0**	**0x00000000**	**COGNIZE_ZONE_POINTER (RO)**			**unsigned**
	Pointer to awb debug tool data. This is pointer into advanced register space.					
R0x0DC0	**15:0**	**0x0000**	**ATM_SENSOR_OVEREXPOSURE_VALUE (RO)**			**fixed12**
	ATM sensor overexposure value is applied sensor overexposure that will be applied on the output. Format: s3.12					
R0x0DC2	**15:0**	**0x0000**	**AWB_PEAK_MIX (RO)**			**fixed12**
	Format: s3.12					
R0x0DC4	**31:0**	**0x00000000**	**PRI_SENSOR_FREQ (RO)**			**fixed16**
	Primary sensor frequency in MHz. Format: s15.16					
R0x0DC8	**31:0**	**0x00000000**	**SEC_SENSOR_FREQ (RO)**			**fixed16**
	Secondary sensor frequency in MHz. Format: s15.16					
R0x0DCC	**15:0**	**0x0000**	**AF_UROI_ZONE (RO)**			**unsigned**
	15:8	RO	Y Register defines Y coordinate index of zone within AF uROI which can be used as secondary ROI in case the entire uROI contains too many saturated pixels.			unsigned
	7:0	RO	X Register defines X coordinate index of zone within AF uROI which can be used as secondary ROI in case the entire uROI contains too many saturated pixels.			unsigned

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0DD0	15:0	0x0000	AWB_PEAK_RATIO (RO)			fixed12
	Format: s3.12					
R0x0DD2	15:0	0x0000	AWB_AVG_QX (RO)			fixed12
	Format: s3.12					
R0x0DD4	15:0	0x0000	AWB_AVG_QY (RO)			fixed12
	Format: s3.12					
R0x0DD6	15:0	0x0000	AWB_AVG_W (RO)			fixed5
	Format: s10.5					
R0x0DD8	15:0	0x0000	AWB_UPPER_QX_TH (RO)			fixed12
	Format: s3.12					
R0x0DDA	15:0	0x0000	AWB_UPPER_QX (RO)			fixed12
	Format: s3.12					
R0x0DDC	15:0	0x0000	AWB_UPPER_QY (RO)			fixed12
	Format: s3.12					
R0x0DDE	15:0	0x0000	AWB_UPPER_W (RO)			fixed5
	Format: s10.5					
R0x0DE0	15:0	0x0000	AWB_MIX_QX (RO)			fixed12
	Format: s3.12					
R0x0DE2	15:0	0x0000	AWB_MIX_QY (RO)			fixed12
	Format: s3.12					
R0x0DE4	15:0	0x0000	AWB_MIX_W (RO)			fixed5
	Format: s10.5					
R0x0DE6	15:0	0x0000	AWB_SNAP_QX (RO)			fixed12
	Format: s3.12					
R0x0DE8	15:0	0x0000	AWB_SNAP_QY (RO)			fixed12
	Format: s3.12					
R0x0DEA	15:0	0x0000	AWB_SNAP_W (RO)			fixed5
	Format: s10.5					
R0x0DEC	15:0	0x0000	AWB_DETECT_QX (RO)			fixed12
	Format: s3.12					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0DEE	**15:0**	**0x0000**	**AWB_DETECT_QY (RO)**			**fixed12**
	Format: s3.12					
R0x0DF0	**15:0**	**0x0000**	**AWB_DETECT_W (RO)**			**fixed5**
	Format: s10.5					
R0x0DF2	**15:0**	**0x0000**	**ACTUAL_PP_LUMA_RED (RO)**			**ufixed6**
	15:6	X	Undefined			
	5:0	RO	ACTUAL_PP_LUMA_RED Actual processing luminance calculation red weight. Format: u0.6			ufixed6
	Actual processing luminance calculation red weight. Format: u0.6					
R0x0DF4	**15:0**	**0x0000**	**ACTUAL_PP_LUMA_BLUE (RO)**			**ufixed6**
	15:6	X	Undefined			
	5:0	RO	ACTUAL_PP_LUMA_BLUE Actual processing luminance calculation blue weight. Format: u0.6			ufixed6
	Actual processing luminance calculation blue weight. Format: u0.6					
R0x0DF6	**15:0**	**0x0000**	**PURPLE_FLARE_SCORE (RO)**			**fixed8**
	Register defines score of purple flare found on the image. Higher value means higher probability of purple flare. Format: s7.8					
R0x0DF8	**15:0**	**0x0000**	**COGNIZE_SKY_AREA (RO)**			**fixed12**
	Format: s3.12					
R0x0DFA	**15:0**	**0x0000**	**COGNIZ_AREA (RO)**			**fixed12**
	Format: s3.12					
R0x0DFC	**15:0**	**0x0000**	**AWB_PEAK_QX (RO)**			**fixed12**
	Format: s3.12					
R0x0DFE	**15:0**	**0x0000**	**AWB_PEAK_QY (RO)**			**fixed12**
	Format: s3.12					
R0x0E00	**15:0**	**0x0000**	**AWB_PEAK_W (RO)**			**fixed5**
	Format: s10.5					
R0x0E02	**15:0**	**0x0000**	**AWB_TOTAL_QX (RO)**			**fixed12**
	Format: s3.12					
R0x0E04	**15:0**	**0x0000**	**AWB_TOTAL_QY (RO)**			**fixed12**
	Format: s3.12					
R0x0E06	**15:0**	**0x0000**	**AWB_TOTAL_W (RO)**			**fixed5**
	Format: s10.5					

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0E12	**15:0**	**0x0000**	**AWB_LUMA_TH (RO)**			**unsigned**
R0x0E14	**15:0**	**0x1800**	**ATM_UROI_X0 (RO)**			**fixed14**
	Top-left corner relative output image X coordinate of user AF ROI. Format: s1.14					
R0x0E16	**15:0**	**0x1800**	**ATM_UROI_Y0 (RO)**			**fixed14**
	Top-left corner relative output image Y coordinate of user AF ROI. Format: s1.14					
R0x0E18	**15:0**	**0x2800**	**ATM_UROI_X1 (RO)**			**fixed14**
	Bottom-right corner relative output image X coordinate of user AF ROI. Format: s1.14					
R0x0E1A	**15:0**	**0x2800**	**ATM_UROI_Y1 (RO)**			**fixed14**
	Bottom-right corner relative output image Y coordinate of user AF ROI. Format: s1.14					
R0x0E20	**15:0**	**0x0000**	**AF_STATUS2 (RO)**			**unsigned**
	15:10	X	Undefined			
	9	RO	SP_REVERSE_FLAG Flag indicates scanning direction in second pass. If set, sampling was done in direction from macro to infinity. Otherwise, it is scanned from infinity to macro.			unsigned
	8	RO	FP_REVERSE_FLAG Flag indicates scanning direction in first pass. If set, sampling was done in direction from macro to infinity. Otherwise, it is scanned from infinity to macro.			unsigned
	7:5	X	Undefined			
	4:2	RO	STATS_TYPE Field indicates type of statistics that was used: 0 - invalid statistics 1 - edge statistics 2 - valid pixel count statistics 3 - luminance statistics 4 - phase difference statistics			unsigned
	1	RO	W_WINDOW_IDX Flag indicates used window index for valid count statistics.			unsigned
	0	RO	E_WINDOW_IDX Flag indicates used window index for edge statistics.			unsigned
R0x0E24	**15:0**	**0x0000**	**AF_SNUM_STATUS (RO)**			**unsigned**
	15:8	RO	SP_SNUM Field hold the number of samples in second pass. If Fast Focus algorithm is enabled (AF_CTRL[FF_ENABLE] = 1), actual number of sampled slots could be lower then defined with AFS_SLOTS[SECOND_PASS].			unsigned
	7:0	RO	FP_SNUM Field hold the number of samples in first pass. If Fast Focus algorithm is enabled (AF_CTRL[FF_ENABLE] = 1), actual number of sampled slots could be lower then defined with AFS_SLOTS[FIRST_PASS].			unsigned
R0x0E26	**15:0**	**0x0000**	**AF_PDAF_STATUS (RO)**			**unsigned**
	15:8	RO	VAR			unsigned
	7:0	RO	POS			unsigned
R0x0E28	**15:0**	**0x0000**	**AF_FRAME_CNT (RO)**			**signed**

Table 19. BASIC INFO REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0E2A	**15:0**	**0x0000**	**ATM_SENSOR_IHDR_EXPOSURE_VALUE (RO)**			**fixed12**
	ATM sensor interleaved HDR value is applied dynamic range increased with interleaved HDR exposure only method (excluding any gain difference). Format: s3.12					
R0x0E2C	**31:0**	**0x00000000**	**SENSOR_GAIN_IHDR (RO)**			**fixed16**
	Sensor current second gain. Format: s15.16					
R0x0E30	**15:0**	**0x0100**	**AE_GAIN_IHDR (RO)**			**ufixed8**
	This register displays current AE Gain for iHDR lines. Format: u8.8					
R0x0E32	**15:0**	**0x0000**	**SCRIPT_CUR (RO)**			**unsigned**
	15:1	RO	SCRIPT This register displays address of currently executing script. 0 if no script is executing at the moment.			unsigned
	0	RO	PAUSED This bit is set when firmware pauses after script execution. Host should poll this register before performing additional configuration. Once done, host should set SYS_START[GO] bit.			unsigned
R0x0E34	**31:0**	**0x00000000**	**UPTIME_SEC (RO)**			**unsigned**
	Uptime in seconds. This register is updated by FW once per frame (when the frame starts on input). To explicitly update the value write 1 into "trig" register prior reading.					
R0x0E38	**31:0**	**0x00000000**	**UPTIME_SEC_FRAC (RO)**			**ufixed32**
	Uptime in seconds, fractional part. This register is updated by FW once per frame (when the frame starts on input). To explicitly update the value write 1 into "trig" register prior reading. Format: u0.32					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x5000	**15:0**	**0x0A00**	**SNR (R/W)**			**fixed8**
	Signal-to-noise ratio. This register needs to be set by the user. Format: s7.8					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x5002	**15:0**	**0x00AC**	**AE_CTRL (R/W)**			**unsigned**
	15:12	X	Undefined			
	11	0x0000	STATS_SEL If this bit is set, AE statistics are captured before tone mapping.			unsigned
	10	0x0000	IMM This bit can be set if user wants AE to converge without filtering.			unsigned
	9	0x0000	ROUND_ISO If set AE_ISO is rounded upwards according to the standard.			unsigned
	8	X	Undefined			
	7	0x0001	UROI_FACE Set this bit to enable face based exposure. The mixing ratio is specified in AE_UROI_RATIO and the bounds are specified in AE_PV_UROI_LO and AE_PV_UROI_HI registers.			unsigned
	6	0x0000	UROI_LOCK Set this bit to lock the bound AE when UROI is selected/found.			unsigned
	5	0x0001	UROI_BOUND Set this bit to enable UROI based exposure. The mixing ratio is specified in AE_UROI_RATIO and the bounds are specified in AE_PV_UROI_LO and AE_PV_UROI_HI registers.			unsigned
	4	0x0000	IMM1 This bit can be set if user wants AE to converge without filtering when AE is (re)enabled.			unsigned
	3:0	0x000C	MODE When set AE algorithm will determine the BV and adjust the parameters accordingly. 0x0 = Manual mode: AE_MANUAL_EXP_TIME and AE_MANUAL_GAIN will be used; AE_BV will be calculated accordingly; not applicable with bracketing. 0x1 = Manual mode: AE_MANUAL_BV and AE_MANUAL_EXP_TIME will be used; AE_GAIN and AE_BV will be calculated accordingly; not applicable with bracketing. 0x2 = Manual mode: AE_MANUAL_BV and AE_MANUAL_GAIN will be used; AE_EXP_TIME and AE_BV will be calculated accordingly; gain may be larger than specified, to match AE_BV. 0x3 = Manual mode: AE_MANUAL_BV and AE_MANUAL_ISO will be used; AE_EXP_TIME, AE_MANUAL_GAIN and AE_BV will be calculated accordingly; image may be darker/brighter than specified to match the ISO. 0x4 = Manual mode: AE_MANUAL_BV will be used; AE_EXP_TIME, AE_MANUAL_GAIN and AE_BV will be calculated accordingly; not applicable with bracketing. 0x9 = Auto mode: AE_BV will be determined and AE_MANUAL_EXP_TIME will be used; AE_GAIN will be calculated accordingly; not applicable with bracketing. 0xa = Auto mode: AE_BV will be determined and AE_MANUAL_GAIN will be used; AE_EXP_TIME will be calculated accordingly; gain may be larger than specified, to match AE_BV. 0xb = Auto mode: AE_BV will be determined and AE_MANUAL_ISO will be used; AE_EXP_TIME and AE_MANUAL_GAIN will be calculated accordingly; image may be darker/brighter than specified to match the ISO. 0xc = Auto mode: AE_BV will be determined; AE_EXP_TIME and AE_MANUAL_GAIN will be calculated accordingly			unsigned

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x5004	15:0	0x0800	AE_MANUAL_BV (R/W)			fixed8
	If auto exposure is disabled register, this field can be set to the desired brightness value. The exposure time and sensor gain will be set in accordance to CNx_AE_MIN_BV, CNx_AE_MAX_BV, CNx_AE_USG, CNx_AE_UPPER_ET and CNx_AE_MAX_ET. When CNx_LOCK[AE] register is set, this field has no meaning, all AE settings immediately after lock CNx_LOCK[AE] register was set are maintained irrespectively of brightness value register. Format: s7.8					
R0x5006	15:0	0x0100	AE_MANUAL_GAIN (R/W)			ufixed8
	Sensor gain used in manual exposure mode. Format: u8.8					
R0x5008	15:0	0x0064	AE_MANUAL_ISO (R/W)			unsigned
	This register defines the ISO speed, used when AE_CTRL[MODE] is configured in ISO mode. 100 = ISO 100 200 = ISO 200 400 = ISO 400 800 = ISO 800 1600 = ISO 1600 3200 = ISO 3200 6400 = ISO 6400					
R0x500A	15:0	0x0000	AE_SV_MAX_OFF_HDR (R/W)			fixed8
	Max sensor value offset allowed for dynamic range increase purposes. Format: s7.8					
R0x500C	31:0	0x00002710	AE_MANUAL_EXP_TIME (R/W)			unsigned
	Exposure time used in manual exposure mode.					
R0x5010	15:0	0xFD00	AE_BV_MIN (R/W)			fixed8
	This field defines the minimum brightness value that the auto exposure algorithm still recognizes as a valid brightness value of the scene. If the scene brightness value is lower than the value specified by this field the picture will be under exposed. Format: s7.8					
R0x5012	15:0	0x0C00	AE_BV_MAX (R/W)			fixed8
	This field defines the maximum brightness value that the auto exposure algorithm still recognizes as a valid brightness value of the scene. If the scene brightness value is higher than the value specified by this field the picture will be over exposed. Format: s7.8					
R0x5014	15:0	0x0000	AE_BV_OFF (R/W)			fixed8
	This register defines the brightness value offset. This register defines the value that will be added to the brightness value determined by the auto exposure algorithm and then the resulting value will be used to set the exposure time and gain. Format: s7.8					
R0x5016	15:0	0x0000	AE_BV_BIAS (R/W)			fixed8
	This register defines the AE brightness value tuning bias. This register defines the value that will be added to the brightness value determined by the auto exposure algorithm and then the resulting value will be used to set the exposure time and gain. Format: s7.8					
R0x5018	15:0	0xFDE7	AE_PV_TARGET (R/W)			fixed8
	AE pixel value target (before gamma) in logarithm. Pixel value target is 2^ae_pv_target. E.g. -2.4 means 2^-2.4 = ~19% of signal range. Format: s7.8					
R0x501A	15:0	0x0080	AE_BACKLIGHT (R/W)			fixed8
	This register defines amount of backlight compensation. Format: s7.8					
R0x501C	15:0	0x1000	AE_SPEED (R/W)			fixed8
	AE convergence speed / sec. Format: s7.8					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x501E	15:0	0x0000	AE_BACKLIGHT_UROI (R/W)			fixed8
	This register defines amount of backlight compensation. Format: s7.8					
R0x5020	15:0	0x0001	AE_MET_UROI (R/W)			unsigned
	This registers selects the Auto exposure mode of operation: 0x0 = auto average 0x1 = auto wide center 0x2 = auto narrow center 0x3 = auto spot other = pointer to 8x8 u8 weight table					
R0x5022	15:0	0x0100	AE_BACKLIGHT_FACE (R/W)			fixed8
	This register defines amount of backlight compensation. Format: s7.8					
R0x5024	15:0	0x0002	AE_MET_FACE (R/W)			unsigned
	This registers selects the Auto exposure mode of operation: 0x0 = auto average 0x1 = auto wide center 0x2 = auto narrow center 0x3 = auto spot other = pointer to 8x8 u8 weight table					
R0x5026	15:0	0x0080	AE_FACE_SIZE_WEIGHT (R/W)			fixed8
	If there are multiple faces detected their AE targets can be different. This register defines how much we want to weight those targets based on face size: 0.0 - plain average of all faces targets 0.5 - between plain average and size weighted average 1.0 - size weighted average Format: s7.8					
R0x5028	15:0	0x0000	AE_FACE_SEL_WEIGHT (R/W)			fixed8
	If there is face selected (see faced_select register) then this face can be used with higher priority: 0.0 - do not prioritize selected face AE target 0.5 - between selected face AE target and AE target derived from all faces combined 1.0 - only use selected face AE target Format: s7.8					
R0x502A	15:0	0x0040	AE_BV_FILTER_TH (R/W)			fixed8
	Threshold at which AE detection algorithm gradually starts filtering of detected BV (as combination of current and previous value). Can be used to prevent small changes due to noise in statistics. Or in case of certain type of sensor inaccuracies to minimize oscillations. Format: s7.8					
R0x502C	15:0	0x0006	AE_MIN_CHANGE (R/W)			fixed8
	Changes smaller than this threshold are not not applied. Can be used to minimize I2C traffic between AP1302 and sensor. Or in case of certain type of sensor inaccuracies to minimize oscillations. Format: s7.8					
R0x502E	15:0	0x0100	AE_FACE_WEIGHT (R/W)			fixed8
	If both, uroi_bound and uroi_face, are enabled then this register defines the weight of face: 0.0 - use only ROI based AE target 0.5 - between ROI and face based target 1.0 - only use face based target If only uroi_bound is enabled or if no faces are found then only ROI based target is used. If only uroi_face is enabled then only face based target is used. Format: s7.8					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x5030	**15:0**	**0x0080**	**AE_FLICKER_HYST (R/W)**			**unsigned**
	15:12	0x0000	UP_RESISTANCE Resist increasing exposure time if current exposure time is already aligned. The goal is to minimize chances for toggling between two different gain/exposure levels which can lead to sudden noticeable noise level changes. 0.0 = switch to longer exposure time as soon as target exposure reaches next aligned step - max_dev 0.5 = switch to longer exposure time when target exposure reaches next aligned step 0.9 = switch to longer exposure time only when target exposure is approaching upper limit of next step (step + max_dev) Format: u0.4			ufixed4
	11:0	0x0080	MAX_DEV Maximum allowed exposure time deviation from flicker aligned exposure time (relative). Format: u0.12			ufixed12
R0x5032	**15:0**	**0x1000**	**AE_MAX_SENSOR_GAIN (R/W)**			**ufixed8**
	Max sensor gain. Format: u8.8					
R0x5034	**15:0**	**0x0C00**	**AE_SV_MAX_OFF (R/W)**			**fixed8**
	Max sensor value offset. Format: s7.8					
R0x5036	**15:0**	**0x0000**	**AE_UROI_X0 (R/W)**			**fixed14**
	Top-left corner of user ROI used for AF and AE. Format: s1.14					
R0x5038	**15:0**	**0x0000**	**AE_UROI_Y0 (R/W)**			**fixed14**
	Top-left corner of user ROI used for AF and AE. Format: s1.14					
R0x503A	**15:0**	**0x4000**	**AE_UROI_X1 (R/W)**			**fixed14**
	Bottom-right corner of user ROI used for AF and AE. Format: s1.14					
R0x503C	**15:0**	**0x4000**	**AE_UROI_Y1 (R/W)**			**fixed14**
	Bottom-right corner of user ROI used for AF and AE. Format: s1.14					
R0x503E	**15:0**	**0x0002**	**AE_MET (R/W)**			**unsigned**
	This registers selects the Auto exposure mode of operation: 0x0 = auto average 0x1 = auto wide center 0x2 = auto narrow center 0x3 = auto spot other = pointer to 8x8 u8 weight table					
R0x5040	**15:0**	**0xFC00**	**AE_PV_UROI_LO (R/W)**			**fixed8**
	AE pixel value low bound in log, based on uroi detection. Decrease to allow more face underexposure. Format: s7.8					
R0x5042	**15:0**	**0x0400**	**AE_PV_UROI_HI (R/W)**			**fixed8**
	AE pixel value high bound in log, based on uroi detection. Increase to allow more face overexposure. Format: s7.8					
R0x5044	**15:0**	**0x0C00**	**AE_UROI_RATIO (R/W)**			**fixed12**
	This register defines the ratio between UROI and normal image exposure. Increase for more UROI exposure compensation. Format: s3.12					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x5046	**15:0**	**0x0033**	**AE_UROI_SPEED (R/W)**			**fixed8**
	AE user ROI convergence speed / sec. Format: s7.8					
R0x5052	**15:0**	**0x000A**	**AFCS_LOCK_MIN_PDIFF_CHANGE (R/W)**			**signed**
	Minimum PDIFF value change to last focused frame to trigger scene change event.					
R0x5054	**15:0**	**0x0040**	**AFCS_LOCK_MAX_PDIFF_DEV (R/W)**			**signed**
	Maximum PDIFF standard deviation to consider PDIFF statistics as valid.					
R0x5056	**15:0**	**0x0000**	**SNR_OVERRIDE (R/W)**			**fixed8**
	Signal-to-noise ratio override. If non-zero, snr_override will be used instead of original snr parameter calculated in script. Format: s7.8					
R0x5058	**15:0**	**0x1181**	**AF_CTRL (R/W)**			**unsigned**
	15	0x0000	AFC_AE_LOCK_EN If set, Auto Exposure will be locked during Continuous Focus Search or Move cycle.			unsigned
	14	0x0000	AFS_AE_LOCK_EN If set, Auto Exposure will be locked during Single Focus cycle.			unsigned
	13	0x0000	MARKER_LEVEL If set, Auto Focus marker will be displayed in extended, debugging mode. Otherwise, basic marking is displayed.			unsigned
	12	0x0001	MARKER_EN If set, Auto Focus marker will be displayed to indicate status and ROI.			unsigned
	11	0x0000	FAIL_POS_SELECT Bit defines position in case of failed single scan. If enabled, position from AF_DOCK[FAIL_POS] is used. Otherwise, position before the scan is used. Setting is valid only for Single and Continuous Single Scan Mode.			unsigned
	10	0x0000	SPASS_REVERSE_SCAN Default scanning direction is from infinity to macro. Enabled bit reverses direction for second pass. Setting is valid only for Single and Continuous Single Scan Mode.			unsigned
	9	0x0000	FPASS_REVERSE_SCAN Default scanning direction is from infinity to macro. Enabled bit reverses direction for first pass. Setting is valid only for Single and Continuous Single Scan Mode.			unsigned
	8	0x0001	VBLANK_CTRL Enable automatic adjusting of vertical blanks to optimize scanning time. Adjustment affects the frame rate. Setting is valid only for Single and Continuous Single Scan Mode.			unsigned
	7	0x0001	FF_ENABLE Enable Fast Focus algorithm, which stops scanning when sharpness falls sufficiently. Setting is valid only for Single and Continuous Single Scan Mode.			unsigned
	6	X	Undefined			
	5	0x0000	FACE_UROI_ENABLE If set, bit enables user ROI on detected faces. Face ROI will pre-empt center ROI if the faces will be detected.			unsigned
	4	0x0000	MANUAL_UROI_ENABLE If set, bit enables user ROI defined with AF_MANUAL_UROI_X0, AF_MANUAL_UROI_Y0, AF_MANUAL_UROI_X1 and AF_MANUAL_UROI_Y1 registers. Manual User ROI preempt the Face ROI.			unsigned

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
	3:0	0x0001	MODE This field defines the auto focus mode: 0x0 = Off Mode 0x1 = Standby Mode 0x2 = Idle Mode 0x3 = Manual Mode 0x4 = Suspend Mode 0x5 = Single Scan Mode 0x6 = Continuous Single Scan Mode 0x8 = Continuous Mode In Off Mode (default after reset), lens actuator driver is put in standby (power down) mode, statistics capture is disabled. In Standby Mode, lens actuator driver is put in standby (power down) mode. In Idle Mode AF algorithm is put in idle and lens position is left unchanged. This mode is entered after completion of Single Scan. In Manual Mode AF algorithm is put in idle and lens move to position defined in AF_MANUAL_POS register. In Suspend Mode AF algorithm is put in idle and lens move to position used before last operation. In Single Scan Mode AF algorithm scans the focusing range, calculates best focus position and returns to Idle Mode. In Continuous Single Scan Mode AF algorithm detects scene changes and triggers Single Scan Mode at sufficient change. In Continuous Mode AF algorithm moves lens incrementally to keep UROI always in focus. When peak focus is detected it locks and waits for scene change.			unsigned
R0x505A	**15:0**	**0x0E3E**	**AF_CONF (R/W)**			**unsigned**
	15	X	Undefined			
	14:12	0x0000	PDAF_CHECK_FNUM			unsigned
	11	0x0001	PDAF_PREFOCUS			unsigned
	10	0x0001	PDAFSTATS_FILTER			unsigned
	9	0x0001	PDAFSTATS_DIR_CTRL			unsigned
	8	0x0000	PDAFSTATS_EN			unsigned
	7:6	X	Undefined			
	5	0x0001	AFC_FACE_ID_CHANGE Bit configure behaviour of Continuous Auto Focus in case of changed selected face ID. If bit is set, Search state is entered unconditionally. Otherwise, face size condition is ignored for scene change detection.			unsigned
	4	0x0001	AFS_WIN_SEL_EN If set, Auto Focus will automatically select focusing window within selected uROI.			unsigned
	3	0x0001	LSTATS_NORM			unsigned
	2	0x0001	LSTATS_EN			unsigned
	1	0x0001	WSTATS_EN			unsigned
	0	0x0000	EDGE_STATS_LNORM If set, Auto Focus edge statistics will be normalized on luminance.			unsigned
R0x505C	**15:0**	**0x0000**	**AF_MANUAL_POS (R/W)**			**unsigned**
	15:8	X	Undefined			
	7:0	0x0000	POS This field defines lens actuator position (0x0 - infinity, 0xFF - macro). It is to be written in Manual mode and read in any other modes.			unsigned

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x505E	**15:0**	**0xFF00**	**AF_POS_BOUND (R/W)**			**unsigned**
	15:8	0x00FF	MAX This field defines the maximal (inclusive) focal distance.			unsigned
	7:0	0x0000	MIN This field defines the minimal (inclusive) focal distance.			unsigned
R0x5060	**15:0**	**0x0000**	**AF_DOCK (R/W)**			**unsigned**
	15:8	0x0000	FAIL_POS This field defines the actuator position, which will be used in case of failed single scan, if AF_CTRL[FAIL_POS_SELECT] is enabled.			unsigned
	7:0	0x0000	DOCK_POS This field defines the default actuator position, which will be used upon exiting S1, if S1_CTRL[DOCK] is enabled.			unsigned
R0x5062	**15:0**	**0x1800**	**AF_MANUAL_UROI_X0 (R/W)**			**fixed14**
	Top-left corner relative output image X coordinate of user manual AF ROI. Format: s1.14					
R0x5064	**15:0**	**0x1800**	**AF_MANUAL_UROI_Y0 (R/W)**			**fixed14**
	Top-left corner relative output image Y coordinate of user manual AF ROI. Format: s1.14					
R0x5066	**15:0**	**0x2800**	**AF_MANUAL_UROI_X1 (R/W)**			**fixed14**
	Bottom-right corner relative output image X coordinate of user manual AF ROI. Format: s1.14					
R0x5068	**15:0**	**0x2800**	**AF_MANUAL_UROI_Y1 (R/W)**			**fixed14**
	Bottom-right corner relative output image Y coordinate of user manual AF ROI. Format: s1.14					
R0x506A	**15:0**	**0x1000**	**AF_FBREATH_R (R/W)**			**fixed12**
	Focus breathing is unwanted changing field of view (zoom) during focusing. When focus is closing to macro, field of view is reducing. This register defines the ratio between macro and infinity field of view. Format: s3.12					
R0x506C	**15:0**	**0x0043**	**AF_START_ADJ (R/W)**			**signed**
	This value will be subtracted from OTPM infinite position value to get edge infinite lens position.					
R0x506E	**15:0**	**0x001A**	**AF_STOP_ADJ (R/W)**			**signed**
	This value will be added to OTPM macro position value to get edge macro lens position.					
R0x5070	**15:0**	**0x07D0**	**AF_MARKER_TIME (R/W)**			**signed**
	This field defines time in milliseconds for AF marker being displayed after focusing is completed.					
R0x5072	**15:0**	**0x028F**	**AF_RCNT_TH (R/W)**			**ufixed16**
	Threshold defines minimum general relative valid pixel count. If value is exceeded, statistics is ignored and any AF operation is canceled or reset. Format: u0.16					
R0x5074	**15:0**	**0x0E66**	**AF_EDGE_STATS_LTH (R/W)**			**ufixed12**
	15:12	X	Undefined			
	11:0	0x0E66	AF_EDGE_STATS_LTH Luminance threshold for statistics edge value calculation. If any value within 7x7 kernel is above the threshold, edge value will be ignored. Increase to tolerate higher luminances for edge value calculation. Format: u0.12			ufixed12
	Luminance threshold for statistics edge value calculation. If any value within 7x7 kernel is above the threshold, edge value will be ignored. Increase to tolerate higher luminances for edge value calculation. Format: u0.12					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x5076	**15:0**	**0x0400**	**AF_EDGE_STATS_LSTH (R/W)**			**ufixed12**
	15:12	X	Undefined			
	11:0	0x0400	AF_EDGE_STATS_LSTH Luminance threshold for statistics edge value calculation. If any value within 7x7 kernel is above the threshold, edge value will be ignored. Increase to tolerate higher luminances for edge value calculation. Format: u0.12			ufixed12
	Luminance threshold for statistics edge value calculation. If any value within 7x7 kernel is above the threshold, edge value will be ignored. Increase to tolerate higher luminances for edge value calculation. Format: u0.12					
R0x5078	**15:0**	**0x0400**	**AF_EDGE_CONFIDENCE_TH (R/W)**			**fixed8**
	If edge confience goes bellow the threshold, number of valid pixels is also taken in consideration for calculating focus point. Format: s7.8					
R0x507A	**15:0**	**0x1000**	**AF_UNLOCK_LEDGE_THSCALE (R/W)**			**fixed12**
	Value defines scale factor of minimum edge threshold to unlock after scene has stabilized. Format: s3.12					
R0x507C	**15:0**	**0x1000**	**AF_UNLOCK_LMAXEDGE_THSCALE (R/W)**			**fixed12**
	Value defines scale factor of minimum maxedge threshold to unlock after scene has stabilized. Format: s3.12					
R0x507E	**15:0**	**0x1000**	**AF_UNLOCK_LBV_THSCALE (R/W)**			**fixed12**
	Value defines scale factor of minimum brightness value threshold to unlock after scene has stabilized. Format: s3.12					
R0x5080	**15:0**	**0x0004**	**AF_PD_H_DPOS_TH (R/W)**			**signed**
	Value defines minimum position change to make a move.					
R0x5082	**15:0**	**0x4014**	**AF_PD_D_DPOS_TH (R/W)**			**unsigned**
	15:8	0x0040	S2 Value defines maximum position difference to skip any contrast AF sampling and jump directly to phase detected position in second state. Position difference is difference between current position and PDAF aim position.			unsigned
	7:0	0x0014	S1 Value defines maximum position difference to skip any contrast AF sampling and jump directly to phase detected position in first state. Position difference is difference between current position and PDAF aim position.			unsigned
R0x5084	**15:0**	**0x1008**	**AF_PD_D_DEV_TH (R/W)**			**unsigned**
	15:8	0x0010	S2 Value defines maximum second state phase detection position variation to skip any contrast AF sampling and jump directly to phase detected position with check after jump.			unsigned
	7:0	0x0008	S1 Value defines maximum first state phase detection position variation to skip any contrast AF sampling and jump directly to phase detected position with check after jump.			unsigned
R0x5088	**15:0**	**0x0509**	**AFS_SLOTS (R/W)**			**unsigned**
	15:8	0x0005	SECOND_PASS Number of scanning slots for Single scan mode second pass.			unsigned
	7:0	0x0009	FIRST_PASS Number of scanning slots for Single scan mode first pass.			unsigned

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x508A	**15:0**	**0x0300**	**AF_EHIST_MAXTH (R/W)**			**unsigned**
	Value defines number of highest edges in edge histogram in ppm to be used to evaluate scene sharpest edges.					
R0x508C	**15:0**	**0x0133**	**AFS_ERATIO_TH (R/W)**			**fixed8**
	Threshold defines minimum accepted ratio between maximum and minimum sampled edge score value. If ratio is below the threshold, AFS fails. Increase to require larger ratio. Format: s7.8					
R0x508E	**15:0**	**0x0166**	**AFS_ERATIO_STH (R/W)**			**fixed8**
	Threshold defines minimum accepted ratio between maximum and minimum sampled edge score value. If ratio is below the threshold, AFS fails. Increase to require larger ratio. Format: s7.8					
R0x5090	**15:0**	**0x0006**	**AFS_TESMAX_TH (R/W)**			**fixed8**
	Threshold defines minimum accepted maximum sampled edge score value. If value is below the threshold, AFS fails. Increase to require higher maximum value. Format: s7.8					
R0x5092	**15:0**	**0x000C**	**AFS_TESMAX_STH (R/W)**			**fixed8**
	Threshold defines minimum accepted maximum sampled edge score value. If value is below the threshold, AFS fails. Increase to require higher maximum value. Format: s7.8					
R0x5094	**15:0**	**0xFD70**	**AFS_RCNT_UTH (R/W)**			**ufixed16**
	Threshold defines minimum relative valid pixel count to consider statistics with no saturation region. If value is below the threshold, AFS result thresholds are smoothly interpolated with thresholds for scene with saturation region (afs_eratio_sth, afs_tesmax_sth). Format: u0.16					
R0x5096	**15:0**	**0xFAE1**	**AFS_RCNT_LTH (R/W)**			**ufixed16**
	Threshold defines maximum relative valid pixel count to consider statistics with saturation region. If value is above the threshold, AFS result thresholds are smoothly interpolated with thresholds for scene with no saturation region (afs_eratio_th, afs_tesmax_th). Format: u0.16					
R0x5098	**15:0**	**0x3FCF**	**AFS_FF_TH (R/W)**			**fixed14**
	Threshold defines minimum drop of edge score during scanning. If condition is met for two consecutive samples and Fast Focus is enabled, sampling will be stopped. Format: s1.14					
R0x509A	**15:0**	**0x2000**	**AFS_STUCKR (R/W)**			**fixed14**
	Value defines maximum ratio between current edge diff and maximum edge diff that still considers region as stuck. Format: s1.14					
R0x509C	**15:0**	**0x3216**	**AFS_STUCKSH (R/W)**			**unsigned**
	15:8	0x0032	AFS_MAX_STUCKSH Value defines absolute maximum second pass shift in case of stuck detection in first pass.			unsigned
	7:0	0x0016	AFS_STUCKSH_R Value defined relative second pass shift in case of stuck detection in first pass. Shift value is relative to first pass step. Format: u2.6			ufixed6
R0x509E	**15:0**	**0x0180**	**AFS_SPASS_RANGE (R/W)**			**fixed8**
	Value defines size of second pass range relative to first pass step size. Format: s7.8					
R0x50A0	**15:0**	**0x3EB8**	**AFS_HYPERFOCAL_AR (R/W)**			**fixed14**
	Value defines hyperfocal sharpness acceptance ratio. It is ratio between hyperfocal edge and maximum edge. Format: s1.14					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x50A2	**15:0**	**0x00A4**	**AFC_SEVAL_VTH (R/W)**			**fixed14**
	Threshold defines minimum allowed edge score variance during AFC search cycle. If threshold is not exceeded, results are ignored and search cycle is repeated. Format: s1.14					
R0x50A4	**15:0**	**0x399A**	**AFC_SEVAL_DTH (R/W)**			**fixed14**
	Threshold defines minimum edge score difference of corner search samples to start move regardless of relation of other samples. Format: s1.14					
R0x50A6	**15:0**	**0x3FCF**	**AFC_MEVAL_TH (R/W)**			**fixed14**
	Threshold defines minimum allowed edge score variance during AFC moving. If threshold is not exceeded, results are ignored and moving is continued. Format: s1.14					
R0x50A8	**15:0**	**0x0003**	**AFC_SEARCH_TIMES_MAX (R/W)**			**unsigned**
	15:8	X	Undefined			
	7:0	0x0003	AFC_SEARCH_TIMES_MAX Continuous AF maximum number of search cycles.			unsigned
	Continuous AF maximum number of search cycles.					
R0x50AA	**15:0**	**0x4002**	**AFC_SSTEP (R/W)**			**unsigned**
	15:8	0x0040	AFC_MAX_SSTEP Maximum Continuous AF search step.			unsigned
	7:0	0x0002	AFC_INIT_SSTEP Initial Continuous AF search step.			unsigned
R0x50AC	**15:0**	**0x1E19**	**AFC_ASSTEP_STH (R/W)**			**unsigned**
	15:8	0x001E	AFC_ASSTEP_DEC_STH Value defines edge score variance threshold at which search step starts to decrease. Format: u0.8			ufixed8
	7:0	0x0019	AFC_ASSTEP_INC_STH Value defines edge score variance threshold at which search step starts to increase. Format: u0.8			ufixed8
R0x50AE	**15:0**	**0x4C00**	**AFC_ASSTEP_ETH (R/W)**			**unsigned**
	15:8	0x004C	AFC_ASSTEP_DEC_ETH Value defines edge score variance threshold at which search step decrease slope end. Decrease reaches maximum value. Format: u0.8			ufixed8
	7:0	0x0000	AFC_ASSTEP_INC_ETH Value defines edge score variance threshold at which search step increase slope end. Increase reaches maximum value. Format: u0.8			ufixed8
R0x50B0	**15:0**	**0x0202**	**AFC_ASSTEP_MS (R/W)**			**unsigned**
	15:8	0x0002	AFC_ASSTEP_DEC_MS Value defines maximum value for which search step can be decreased.			unsigned
	7:0	0x0002	AFC_ASSTEP_INC_MS Value defines maximum value for which search step can be increased.			unsigned

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x50B2	**15:0**	**0x0380**	**AFC_ASSTEP_MACRO (R/W)**			**unsigned**
	15:8	0x0003	AFC_ASSTEP_MACRO_MR Value defines ratio between macro and infinity adaptive search step change.			unsigned
	7:0	0x0080	AFC_ASSTEP_MACRO_STH Value defines position threshold at which adaptive search step change starts to increase.			unsigned
R0x50B4	**15:0**	**0x1105**	**AFC_QPEAK (R/W)**			**unsigned**
	15:8	0x0011	AFC_QPEAK_MAXABC Value defines maximum allowed accumulative BV change condition for quick peak detection. If both edge score variance and accumulative BV change conditions are met, peak is detected after one detection. Otherwise two consecutive detections are required. Format: u0.8			ufixed8
	7:0	0x0005	AFC_QPEAK_MINEV Value defines minimum required edge score variance condition for quick peak detection. If both edge score variance and accumulative BV change conditions are met, peak is detected after one detection. Otherwise two consecutive detections are required. Format: u0.8			ufixed8
R0x50B6	**15:0**	**0x00FF**	**AFC_MOVE_TIMES_MAX (R/W)**			**unsigned**
	15:8	X	Undefined			
	7:0	0x00FF	AFC_MOVE_TIMES_MAX Continuous AF maximum number of move cycles.			unsigned
	Continuous AF maximum number of move cycles.					
R0x50B8	**15:0**	**0x0308**	**AFC_MOVE (R/W)**			**unsigned**
	15:8	0x0003	AFC_MOVE_DROP_TIMES Number of required drops of edge score to stop moving.			unsigned
	7:0	0x0008	AFC_MOVE_STEP Continuous AF moving step size.			unsigned
R0x50BA	**15:0**	**0x10FF**	**AFC_EXCUSE_TIMES_MAX (R/W)**			**unsigned**
	15:8	0x0010	AFC_EXCUSE2_TIMES_MAX Continuous AF maximum number of excuse1 cycles.			unsigned
	7:0	0x00FF	AFC_EXCUSE1_TIMES_MAX Continuous AF maximum number of excuse1 cycles.			unsigned
R0x50BC	**15:0**	**0x8C08**	**AFC_EXCUSE (R/W)**			**unsigned**
	15:8	0x008C	AFC_EXCUSE_DIRECT_TH Value defines position threshold for excuse move direction. If current position is below the threshold, excuse move will be towards macro. Otherwise it will be towards infinity.			unsigned
	7:0	0x0008	AFC_EXCUSE_STEP Continuous AF excuse step size.			unsigned
R0x50BE	**15:0**	**0x0008**	**AFC_DOCK (R/W)**			**unsigned**
	15:8	X	Undefined			
	7:0	0x0008	AFC_DOCK_STEP Continuous AF docking step size.			unsigned
R0x50C0	**15:0**	**0x0C00**	**AFC_STEADY_BV_CHANGE (R/W)**			**fixed12**
	Maximum brightness value change in search/move states to consider scene stable. If limit is exceeded AFC is reset. Format: s3.12					

Table 20. BASIC IQ REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="2">R0x50C2</td><td>15:0</td><td>0x1000</td><td>AFC_STEADY_FSIZE_CHANGE (R/W)</td><td></td><td></td><td>fixed12</td></tr>
<tr><td colspan="6">Maximum faces size change in search/move states in case of face uROI. If limit is exceeded AFC is reset.
Format: s3.12</td></tr>
<tr><td rowspan="2">R0x50C4</td><td>15:0</td><td>0x0900</td><td>AFC_LOCK1_MIN_LEDGE_CHANGE (R/W)</td><td></td><td></td><td>fixed12</td></tr>
<tr><td colspan="6">Minimum edge value change to last focused frame to trigger scene change event.
Format: s3.12</td></tr>
<tr><td rowspan="2">R0x50C6</td><td>15:0</td><td>0x0900</td><td>AFC_LOCK1_MIN_LMAXEDGE_CHANGE (R/W)</td><td></td><td></td><td>fixed12</td></tr>
<tr><td colspan="6">Minimum maxedge value change to last focused frame to trigger scene change event.
Format: s3.12</td></tr>
<tr><td rowspan="2">R0x50C8</td><td>15:0</td><td>0x0999</td><td>AFC_LOCK1_MIN_LBV_CHANGE (R/W)</td><td></td><td></td><td>fixed12</td></tr>
<tr><td colspan="6">Minimum brightness value change to last focused frame to trigger scene change event.
Format: s3.12</td></tr>
<tr><td rowspan="2">R0x50CA</td><td>15:0</td><td>0x1400</td><td>AFC_LOCK1_MIN_LFSIZE_CHANGE (R/W)</td><td></td><td></td><td>fixed12</td></tr>
<tr><td colspan="6">Minimum face size change to last focused frame to trigger scene change event. Negative value disables the face size tracking feature.
Format: s3.12</td></tr>
<tr><td rowspan="2">R0x50CC</td><td>15:0</td><td>0x0900</td><td>AFC_LOCK2_MIN_LEDGE_CHANGE (R/W)</td><td></td><td></td><td>fixed12</td></tr>
<tr><td colspan="6">Minimum edge value change to last focused frame to trigger scene change event.
Format: s3.12</td></tr>
<tr><td rowspan="2">R0x50CE</td><td>15:0</td><td>0x0900</td><td>AFC_LOCK2_MIN_LMAXEDGE_CHANGE (R/W)</td><td></td><td></td><td>fixed12</td></tr>
<tr><td colspan="6">Minimum maxedge value change to last focused frame to trigger scene change event.
Format: s3.12</td></tr>
<tr><td rowspan="2">R0x50D0</td><td>15:0</td><td>0x0999</td><td>AFC_LOCK2_MIN_LBV_CHANGE (R/W)</td><td></td><td></td><td>fixed12</td></tr>
<tr><td colspan="6">Minimum brightness value change to last focused frame to trigger scene change event.
Format: s3.12</td></tr>
<tr><td rowspan="2">R0x50D2</td><td>15:0</td><td>0x1400</td><td>AFC_LOCK2_MIN_LFSIZE_CHANGE (R/W)</td><td></td><td></td><td>fixed12</td></tr>
<tr><td colspan="6">Minimum face size change to last focused frame to trigger scene change event. Negative value disables the face size tracking feature.
Format: s3.12</td></tr>
<tr><td rowspan="2">R0x50D4</td><td>15:0</td><td>0x020D</td><td>AFC_LOCK_MAX_PEDGE_CHANGE (R/W)</td><td></td><td></td><td>fixed12</td></tr>
<tr><td colspan="6">Maximum edge value change to previous frames to consider scene stable.
Format: s3.12</td></tr>
<tr><td rowspan="2">R0x50D6</td><td>15:0</td><td>0x0A00</td><td>AFC_LOCK_MAX_PMAXEDGE_CHANGE (R/W)</td><td></td><td></td><td>fixed12</td></tr>
<tr><td colspan="6">Maximum maxedge value change to previous frames to consider scene stable.
Note: value of this field will be 0x400 until HP patch is done.
Format: s3.12</td></tr>
<tr><td rowspan="2">R0x50D8</td><td>15:0</td><td>0x0333</td><td>AFC_LOCK_MAX_PBV_CHANGE (R/W)</td><td></td><td></td><td>fixed12</td></tr>
<tr><td colspan="6">Maximum brightness value change to previous frames to consider scene stable
Format: s3.12</td></tr>
<tr><td rowspan="2">R0x50DA</td><td>15:0</td><td>0x03E8</td><td>AFC_LOCK_MIN_SKIP (R/W)</td><td></td><td></td><td>signed</td></tr>
<tr><td colspan="6">Minimum time from entering Lock State to start new search cycle in milliseconds.</td></tr>
<tr><td rowspan="2">R0x50DC</td><td>15:0</td><td>0x012C</td><td>AFC_LOCK_MIN_STABLE (R/W)</td><td></td><td></td><td>signed</td></tr>
<tr><td colspan="6">Minimum time frame within scene has to be stable in milliseconds.</td></tr>
<tr><td rowspan="2">R0x50DE</td><td>15:0</td><td>0x02EE</td><td>AFC_LOCK_MIN_FTRACK_STABLE (R/W)</td><td></td><td></td><td>signed</td></tr>
<tr><td colspan="6">Minimum time frame within scene has to be stable in face tracking mode in milliseconds.</td></tr>
<tr><td rowspan="2">R0x50E0</td><td>15:0</td><td>0x0080</td><td>AF_PD_NS_DPOS_TH (R/W)</td><td></td><td></td><td>signed</td></tr>
<tr><td colspan="6">Value defines minimum position difference to skip any contrast AF sampling and jump directly to phase detected position with check after jump. Position difference is difference between current position and PDAF aim position.</td></tr>
</table>

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x50E2	15:0	0x0080	AF_PD_NS_DEV_TH (R/W)			signed
	Value defines maximum phase detection position variation to limit contrast AF sampling. When threshold is exceeded, full contrast AF sampling will be done.					
R0x50E4	15:0	0x0040	AF_PD_DC_DEV_TH (R/W)			signed
	Value defines maximum phase detection position variation to skip any contrast AF sampling and jump directly to phase detected position with check after jump.					
R0x50E6	15:0	0x0800	AF_PD_DC_MIN_DPOS_ABS_CHANGE (R/W)			fixed12
	Format: s3.12					
R0x50E8	15:0	0x0040	AF_PD_DC_MIN_DPOS_REL_CHANGE (R/W)			fixed12
	Format: s3.12					
R0x50EA	15:0	0x1400	AF_PD_DC_MIN_EDGE_ABS_CHANGE (R/W)			fixed12
	Format: s3.12					
R0x50EC	15:0	0x0020	AF_PD_DC_MIN_EDGE_REL_CHANGE (R/W)			fixed12
	Format: s3.12					
R0x50EE	15:0	0x0000	AFCS_LOCK_MAX_PZLUMA_CHANGE (R/W)			fixed12
	Maximum zone luma value change to previous frames to consider scene stable. Format: s3.12					
R0x50F0	15:0	0x0900	AFCS_LOCK_MIN_LEDGE_CHANGE (R/W)			fixed12
	Minimum edge value change to last focused frame to trigger scene change event. Format: s3.12					
R0x50F2	15:0	0x0900	AFCS_LOCK_MIN_LMAXEDGE_CHANGE (R/W)			fixed12
	Minimum maxedge value change to last focused frame to trigger scene change event. Format: s3.12					
R0x50F4	15:0	0x0999	AFCS_LOCK_MIN_LBV_CHANGE (R/W)			fixed12
	Minimum brightness value change to last focused frame to trigger scene change event. Format: s3.12					
R0x50F6	15:0	0x020D	AFCS_LOCK_MAX_PEDGE_CHANGE (R/W)			fixed12
	Maximum edge value change to previous frames to consider scene stable. Format: s3.12					
R0x50F8	15:0	0x0A00	AFCS_LOCK_MAX_PMAXEDGE_CHANGE (R/W)			fixed12
	Maximum maxedge value change to previous frames to consider scene stable. Note: value of this field will be 0x400 until HP patch is done. Format: s3.12					
R0x50FA	15:0	0x0333	AFCS_LOCK_MAX_PBV_CHANGE (R/W)			fixed12
	Maximum brightness value change to previous frames to consider scene stable Format: s3.12					
R0x50FC	15:0	0x03E8	AFCS_LOCK_MIN_SKIP (R/W)			signed
	Minimum time from entering Lock State to start new search cycle in milliseconds.					
R0x50FE	15:0	0x0258	AFCS_LOCK_MIN_STABLE (R/W)			signed
	Minimum time frame within scene has to be stable in milliseconds.					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x5100	**15:0**	**0x1050**	**AWB_CTRL (R/W)**			**unsigned**
	15:13	X	Undefined			
	12	0x0001	POSTGAIN This bit enables applying post gains from AWB_POST_RG, AWB_POST_BG registers.			unsigned
	11	0x0000	UNGAIN This bit is set if AWB need to undo white balance gains. Inverse gains are applied at the end of image pipeline.			unsigned
	10:8	X	Undefined			
	7:6	0x0001	FACE This bit selects face color correction mode. Also see awb_face_weight. 0x0 = zones containing faces will be used as usual 0x1 = zones containing faces will be ignored 0x2 = obsolete 0x3 = obsolete			unsigned
	5	0x0000	IMM This bit is set if AWB needs to converge without a low-pass filter.			unsigned
	4	0x0001	IMM1 This bit is set if AWB needs to converge as fast possible when auto mode is started.			unsigned
	3:0	0x0000	MODE This field defines the auto white balance mode: 0x0 = AWB off, white point is defined in AWB_MANUAL_QX and AWB_MANUAL_QY registers 0x1 = Horizon illumination selected 0x2 = A illumination selected 0x3 = CWF illumination selected 0x4 = D50 illumination selected 0x5 = D65 illumination selected 0x6 = D75 illumination selected 0x7 = white point is defined in AWB_MANUAL_TEMP register 0x8 = Measure white point (Illumination is automatically selected, white point is updated in AWB_QX and AWB_QY registers and AWB mode is automatically set to 0x0 after measure) Note: dbg_stats is used to measure white point 0xf = Determine white-point automatically (AWB Enabled)			unsigned
R0x5102	**15:0**	**0x0000**	**AWB_MANUAL_QX (R/W)**			**fixed12**
	This register together with the AWB_QY register defines the manual white point. When AWB is disabled in AWB_MODE[MODE] register, this register is used by the host, which will change the white point correction. When CNx_LOCK[AWB] register is set, this register has no meaning. Format: s3.12					
R0x5104	**15:0**	**0x0000**	**AWB_MANUAL_QY (R/W)**			**fixed12**
	This register together with the AWB_QX register defines the manual white point. When AWB is disabled in AWB_MODE[MODE] register, this register is used by the host, which will change the white point correction. When CNx_LOCK[AWB] register is set, this register has no meaning. Format: s3.12					
R0x5106	**15:0**	**0x0000**	**AWB_QX_OFF (R/W)**			**fixed12**
	This register defines the illumination qx offset. The value of this register is added to the detected AWB_QX value and the sum is then used to do the color correction. Format: s3.12					
R0x5108	**15:0**	**0x0000**	**AWB_QY_OFF (R/W)**			**fixed12**
	This register defines the illumination qy offset. The value of this register is added to the detected AWB_QY value and the sum is then used to do the color correction. Format: s3.12					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x510A	**15:0**	**0x1388**	**AWB_MANUAL_TEMP (R/W)**			**unsigned**
	This register defines the manual white point position according to black body curve. When manual temp is enabled in AWB_MODE[MODE] register, this register is used by the AWB. When CNx_LOCK[AWB] register is set, this register has no meaning.					
R0x510C	**15:0**	**0x0000**	**AWB_OVERRIDE_GAIN_0 (R/W)**			**fixed8**
	This register defines WB gains in s7.8 format. Ignored if 0, otherwise overrides currently set AWB WB gains values. Format: s7.8					
R0x510E	**15:0**	**0x0000**	**AWB_OVERRIDE_GAIN_1 (R/W)**			**fixed8**
	This register defines WB gains in s7.8 format. Ignored if 0, otherwise overrides currently set AWB WB gains values. Format: s7.8					
R0x5110	**15:0**	**0x0000**	**AWB_OVERRIDE_GAIN_2 (R/W)**			**fixed8**
	This register defines WB gains in s7.8 format. Ignored if 0, otherwise overrides currently set AWB WB gains values. Format: s7.8					
R0x5112	**15:0**	**0x0033**	**AWB_NORM_GAIN_MIN (R/W)**			**ufixed8**
	This register specifies the minimal AWB global normalization gain. If this register is set to 0 internal luma normalization correction will be disabled. Format: u8.8					
R0x5114	**15:0**	**0xFFFF**	**AWB_NORM_GAIN_MAX (R/W)**			**ufixed8**
	This register specifies the maximal AWB global normalization gain. If this register is set to 0, the normalization is disabled. If this register is set to 0xffff internal luma normalization correction will be disabled. Format: u8.8					
R0x5116	**15:0**	**0x0A00**	**AWB_SPEED (R/W)**			**fixed12**
	AWB convergence speed / sec. Increase to make AWB converge speed faster. Format: s3.12					
R0x5118	**15:0**	**0x08FC**	**AWB_MIN_TEMP (R/W)**			**unsigned**
	AWB min temp in K.					
R0x511A	**15:0**	**0x2328**	**AWB_MAX_TEMP (R/W)**			**unsigned**
	AWB max temp in K.					
R0x511C	**15:0**	**0x0000**	**AWB_PREV_WEIGHT (R/W)**			**fixed5**
	Previous WP Weight in s10.5 format. Format: s10.5					
R0x511E	**15:0**	**0x0000**	**AWB_LUMA_AVG (R/W)**			**unsigned**
	15:12	0x0000	NONE2			unsigned
	11:8	0x0000	ALL_TH			unsigned
	7:4	0x0000	NONE1			unsigned
	3:0	0x0000	GRAY_TH			unsigned
R0x5120	**15:0**	**0x08FC**	**AWB_UNLIKELY0_MAX_TEMP (R/W)**			**unsigned**
	AWB min temp in K for the likely region.					
R0x5122	**15:0**	**0x2328**	**AWB_UNLIKELY1_MIN_TEMP (R/W)**			**unsigned**
	AWB min temp in K for the unlikely region 1.					
R0x5124	**15:0**	**0x0000**	**AWB_CALIB_FLAT_QX (R/W)**			**fixed12**
	This register specifies white point qx for DNP. Format: s3.12					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x5126	15:0	0x0000	AWB_CALIB_FLAT_QY (R/W)			fixed12
	This register specifies white point qy for DNP. Format: s3.12					
R0x5128	15:0	0x0000	AWB_CALIB_FLAT_REF_QX (R/W)			fixed12
	This register specifies reference white point qx for DNP. Format: s3.12					
R0x512A	15:0	0x0000	AWB_CALIB_FLAT_REF_QY (R/W)			fixed12
	This register specifies reference white point qy for DNP. Format: s3.12					
R0x512E	15:0	0x0000	AWB_UPPER_MAX_QX (R/W)			fixed12
	Maximum QX allowed to be used in upper average - relative to peak; Format: s3.12					
R0x5130	15:0	0x0600	AWB_UNLIKELY0_WEIGHT (R/W)			ufixed12
	Weight to be applied to unlikely region (should be smaller than 1.0). Format: u4.12					
R0x5132	15:0	0x0600	AWB_UNLIKELY1_WEIGHT (R/W)			ufixed12
	Weight to be applied to unlikely region (should be smaller than 1.0). Format: u4.12					
R0x5134	15:0	0x0000	AWB_PEAK_MIX_P1 (R/W)			fixed12
	Specifies P1 threshold how to mix peak with total average. Format: s3.12					
R0x5136	15:0	0x0000	AWB_PEAK_MIX_P2 (R/W)			fixed12
	Specifies P2 threshold how to mix peak with total average. Format: s3.12					
R0x5138	15:0	0x1388	AWB_DEFAULT_TEMP (R/W)			unsigned
	Default AWB temp in K.					
R0x513A	15:0	0x0000	AWB_DEFAULT_CONF (R/W)			fixed12
	This register defines the percentage of zones added to histogram for default temperature in case that we have not reached gray zone threshold. Set this field to 0x0000 in order to disable adding additional zones to histogram. Format: s3.12					
R0x513C	15:0	0x0E00	AWB_FACE_WEIGHT (R/W)			fixed12
	White points that correspond to the range of colors of the detected faces (if any) will be weighted higher than the rest. Range: 0.0 - 1.0. 0.0 - no difference in weight 0.5 - weights of white points outside of the range will be halved 1.0 - white points outside of the range will be ignored Format: s3.12					
R0x513E	15:0	0x0E70	AWB_MAX_RATIO (R/W)			fixed12
	AWB LPF max ratio factor. Increase for faster AWB speed, decrease in case of sensor inaccuracy issues or AWB oscillations. Format: s3.12					
R0x5140	15:0	0x00CC	AWB_MIN_STEP (R/W)			fixed12
	This register specifies the AWB LPF convergence speed in semi-locked mode. Format: s3.12					
R0x5142	15:0	0x0400	AWB_UNLOCK_SPEED (R/W)			fixed8
	This register specifies the unlocking speed relative to locking speed in s7.8. Format: s7.8					
R0x5144	15:0	0x0050	AWB_MIN_LOCKED_TIME (R/W)			unsigned
	Min locked time in ms. Time required to lock the AWB. Increase in case of sensor inaccuracy issues.					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x5146	**15:0**	**0x03E8**	**AWB_MAX_LOCKED_TIME (R/W)**			**unsigned**
	Max locking history time in ms.					
R0x5148	**15:0**	**0x0100**	**AWB_ZONE_TH (R/W)**			**fixed12**
	This register specifies the number of zones required for quality AWB prediction (in s3.12 format). Format: s3.12					
R0x514A	**15:0**	**0x0400**	**AWB_QY_EXTEND_UP (R/W)**			**fixed12**
	This register specifies the AWB greenish extended region. This region will be used in case normal region does not find white point. Format: s3.12					
R0x514C	**15:0**	**0x0400**	**AWB_QY_EXTEND_DOWN (R/W)**			**fixed12**
	This register specifies the AWB magentish extended region. This region will be used in case normal region does not find white point. Format: s3.12					
R0x514E	**15:0**	**0x0005**	**AWB_LOCK_TH (R/W)**			**fixed12**
	This register defines the min. gain change that can be applied in AWB LPF. Format: s3.12					
R0x5150	**15:0**	**0x00CC**	**AWB_UNLOCK_TH (R/W)**			**fixed12**
	This register defines the min. gain change that will unlock the AWB LPF. Format: s3.12					
R0x5152	**15:0**	**0x0000**	**AWB_MINV (R/W)**			**unsigned**
	This register defines min RGB values required for pixels to be used for statistics capture.					
R0x5154	**15:0**	**0x03D4**	**AWB_MAXV (R/W)**			**signed**
	This register defines max RGB values required for pixels to be used for statistics capture.					
R0x5156	**15:0**	**0x1000**	**AWB_POST_RG (R/W)**			**fixed12**
	This register specifies R/G gain post AWB adjustment. Format: s3.12					
R0x5158	**15:0**	**0x1000**	**AWB_POST_BG (R/W)**			**fixed12**
	This register specifies B/G gain post AWB adjustment. Format: s3.12					
R0x515A	**15:0**	**0x14CC**	**AWB_HYSTERESIS_FACTOR (R/W)**			**fixed12**
	This register specifies the amount of hysteresis applied - increase this number for more conservative switches. Format: s3.12					
R0x515C	**15:0**	**0x0000**	**AWB_CALIB_NCC (R/W)**			**unsigned**
	This register specify the number of AWB matrices. If set to 0, color correction will not be applied.					
R0x515E	**15:0**	**0x0000**	**AWB_CALIB_CC_0 (R/W)**			**fixed12**
	This registers specify the color correction/mapping entries. Format: s3.12					
R0x5160	**15:0**	**0x0000**	**AWB_CALIB_CC_1 (R/W)**			**fixed12**
	This registers specify the color correction/mapping entries. Format: s3.12					
R0x5162	**15:0**	**0x0000**	**AWB_CALIB_CC_2 (R/W)**			**fixed12**
	This registers specify the color correction/mapping entries. Format: s3.12					
R0x5164	**15:0**	**0x0000**	**AWB_CALIB_CC_3 (R/W)**			**fixed12**
	This registers specify the color correction/mapping entries. Format: s3.12					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x5166	**15:0**	**0x0000**	**AWB_CALIB_CC_4 (R/W)**			**fixed12**
	This registers specify the color correction/mapping entries. Format: s3.12					
R0x5168	**15:0**	**0x0000**	**AWB_CALIB_CC_5 (R/W)**			**fixed12**
	This registers specify the color correction/mapping entries. Format: s3.12					
R0x521C	**15:0**	**0x0000**	**AWB_CC_UNITY (R/W)**			**fixed12**
	Scale color correction matrix towards unity. 0.0 - no change 0.5 - scale CCM coefficients half way towards unity 1.0 - unity CCM Format: s3.12					
R0x521E	**15:0**	**0x08FC**	**AWB_CALIB_TEMP_0 (R/W)**			**unsigned**
	This register specifies color temperature in Kelvins for 8 illuminants.					
R0x5220	**15:0**	**0x09C4**	**AWB_CALIB_TEMP_1 (R/W)**			**unsigned**
	This register specifies color temperature in Kelvins for 8 illuminants.					
R0x5222	**15:0**	**0x0AF0**	**AWB_CALIB_TEMP_2 (R/W)**			**unsigned**
	This register specifies color temperature in Kelvins for 8 illuminants.					
R0x5224	**15:0**	**0x109A**	**AWB_CALIB_TEMP_3 (R/W)**			**unsigned**
	This register specifies color temperature in Kelvins for 8 illuminants.					
R0x5226	**15:0**	**0x1388**	**AWB_CALIB_TEMP_4 (R/W)**			**unsigned**
	This register specifies color temperature in Kelvins for 8 illuminants.					
R0x5228	**15:0**	**0x1964**	**AWB_CALIB_TEMP_5 (R/W)**			**unsigned**
	This register specifies color temperature in Kelvins for 8 illuminants.					
R0x522A	**15:0**	**0x1D4C**	**AWB_CALIB_TEMP_6 (R/W)**			**unsigned**
	This register specifies color temperature in Kelvins for 8 illuminants.					
R0x522C	**15:0**	**0x3A98**	**AWB_CALIB_TEMP_7 (R/W)**			**unsigned**
	This register specifies color temperature in Kelvins for 8 illuminants.					
R0x522E	**15:0**	**0x0000**	**AWB_CALIB_REF_QX_0 (R/W)**			**fixed12**
	This register specifies white point qx for 8 illuminants. Note that this calibration reference is not directly used for AWB (unlike awb_calib_qx). Format: s3.12					
R0x5230	**15:0**	**0x0000**	**AWB_CALIB_REF_QX_1 (R/W)**			**fixed12**
	This register specifies white point qx for 8 illuminants. Note that this calibration reference is not directly used for AWB (unlike awb_calib_qx). Format: s3.12					
R0x5232	**15:0**	**0x0000**	**AWB_CALIB_REF_QX_2 (R/W)**			**fixed12**
	This register specifies white point qx for 8 illuminants. Note that this calibration reference is not directly used for AWB (unlike awb_calib_qx). Format: s3.12					
R0x5234	**15:0**	**0x0000**	**AWB_CALIB_REF_QX_3 (R/W)**			**fixed12**
	This register specifies white point qx for 8 illuminants. Note that this calibration reference is not directly used for AWB (unlike awb_calib_qx). Format: s3.12					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x5236	15:0	0x0000	AWB_CALIB_REF_QX_4 (R/W)			fixed12
	This register specifies white point qx for 8 illuminants. Note that this calibration reference is not directly used for AWB (unlike awb_calib_qx). Format: s3.12					
R0x5238	15:0	0x0000	AWB_CALIB_REF_QX_5 (R/W)			fixed12
	This register specifies white point qx for 8 illuminants. Note that this calibration reference is not directly used for AWB (unlike awb_calib_qx). Format: s3.12					
R0x523A	15:0	0x0000	AWB_CALIB_REF_QX_6 (R/W)			fixed12
	This register specifies white point qx for 8 illuminants. Note that this calibration reference is not directly used for AWB (unlike awb_calib_qx). Format: s3.12					
R0x523C	15:0	0x0000	AWB_CALIB_REF_QX_7 (R/W)			fixed12
	This register specifies white point qx for 8 illuminants. Note that this calibration reference is not directly used for AWB (unlike awb_calib_qx). Format: s3.12					
R0x523E	15:0	0x0000	AWB_CALIB_REF_QY_0 (R/W)			fixed12
	This register specifies white point qy for 8 illuminants. Note that this calibration reference is not directly used for AWB (unlike awb_calib_qy). Format: s3.12					
R0x5240	15:0	0x0000	AWB_CALIB_REF_QY_1 (R/W)			fixed12
	This register specifies white point qy for 8 illuminants. Note that this calibration reference is not directly used for AWB (unlike awb_calib_qy). Format: s3.12					
R0x5242	15:0	0x0000	AWB_CALIB_REF_QY_2 (R/W)			fixed12
	This register specifies white point qy for 8 illuminants. Note that this calibration reference is not directly used for AWB (unlike awb_calib_qy). Format: s3.12					
R0x5244	15:0	0x0000	AWB_CALIB_REF_QY_3 (R/W)			fixed12
	This register specifies white point qy for 8 illuminants. Note that this calibration reference is not directly used for AWB (unlike awb_calib_qy). Format: s3.12					
R0x5246	15:0	0x0000	AWB_CALIB_REF_QY_4 (R/W)			fixed12
	This register specifies white point qy for 8 illuminants. Note that this calibration reference is not directly used for AWB (unlike awb_calib_qy). Format: s3.12					
R0x5248	15:0	0x0000	AWB_CALIB_REF_QY_5 (R/W)			fixed12
	This register specifies white point qy for 8 illuminants. Note that this calibration reference is not directly used for AWB (unlike awb_calib_qy). Format: s3.12					
R0x524A	15:0	0x0000	AWB_CALIB_REF_QY_6 (R/W)			fixed12
	This register specifies white point qy for 8 illuminants. Note that this calibration reference is not directly used for AWB (unlike awb_calib_qy). Format: s3.12					
R0x524C	15:0	0x0000	AWB_CALIB_REF_QY_7 (R/W)			fixed12
	This register specifies white point qy for 8 illuminants. Note that this calibration reference is not directly used for AWB (unlike awb_calib_qy). Format: s3.12					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x524E	15:0	0x0000	AWB_CALIB_QX_0 (R/W)			fixed12
	This register specifies white point qx for 8 illuminants. The fields that are left 0, are interpolated from awb_calib_ref_qx. Format: s3.12					
R0x5250	15:0	0x0000	AWB_CALIB_QX_1 (R/W)			fixed12
	This register specifies white point qx for 8 illuminants. The fields that are left 0, are interpolated from awb_calib_ref_qx. Format: s3.12					
R0x5252	15:0	0x0000	AWB_CALIB_QX_2 (R/W)			fixed12
	This register specifies white point qx for 8 illuminants. The fields that are left 0, are interpolated from awb_calib_ref_qx. Format: s3.12					
R0x5254	15:0	0x0000	AWB_CALIB_QX_3 (R/W)			fixed12
	This register specifies white point qx for 8 illuminants. The fields that are left 0, are interpolated from awb_calib_ref_qx. Format: s3.12					
R0x5256	15:0	0x0000	AWB_CALIB_QX_4 (R/W)			fixed12
	This register specifies white point qx for 8 illuminants. The fields that are left 0, are interpolated from awb_calib_ref_qx. Format: s3.12					
R0x5258	15:0	0x0000	AWB_CALIB_QX_5 (R/W)			fixed12
	This register specifies white point qx for 8 illuminants. The fields that are left 0, are interpolated from awb_calib_ref_qx. Format: s3.12					
R0x525A	15:0	0x0000	AWB_CALIB_QX_6 (R/W)			fixed12
	This register specifies white point qx for 8 illuminants. The fields that are left 0, are interpolated from awb_calib_ref_qx. Format: s3.12					
R0x525C	15:0	0x0000	AWB_CALIB_QX_7 (R/W)			fixed12
	This register specifies white point qx for 8 illuminants. The fields that are left 0, are interpolated from awb_calib_ref_qx. Format: s3.12					
R0x525E	15:0	0x0000	AWB_CALIB_QY_0 (R/W)			fixed12
	This register specifies white point qy for 8 illuminants. The fields that are left 0, are interpolated from awb_calib_ref_qy. Format: s3.12					
R0x5260	15:0	0x0000	AWB_CALIB_QY_1 (R/W)			fixed12
	This register specifies white point qy for 8 illuminants. The fields that are left 0, are interpolated from awb_calib_ref_qy. Format: s3.12					
R0x5262	15:0	0x0000	AWB_CALIB_QY_2 (R/W)			fixed12
	This register specifies white point qy for 8 illuminants. The fields that are left 0, are interpolated from awb_calib_ref_qy. Format: s3.12					
R0x5264	15:0	0x0000	AWB_CALIB_QY_3 (R/W)			fixed12
	This register specifies white point qy for 8 illuminants. The fields that are left 0, are interpolated from awb_calib_ref_qy. Format: s3.12					
R0x5266	15:0	0x0000	AWB_CALIB_QY_4 (R/W)			fixed12
	This register specifies white point qy for 8 illuminants. The fields that are left 0, are interpolated from awb_calib_ref_qy. Format: s3.12					
R0x5268	15:0	0x0000	AWB_CALIB_QY_5 (R/W)			fixed12
	This register specifies white point qy for 8 illuminants. The fields that are left 0, are interpolated from awb_calib_ref_qy. Format: s3.12					
R0x526A	15:0	0x0000	AWB_CALIB_QY_6 (R/W)			fixed12
	This register specifies white point qy for 8 illuminants. The fields that are left 0, are interpolated from awb_calib_ref_qy. Format: s3.12					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x526C	**15:0**	**0x0000**	**AWB_CALIB_QY_7 (R/W)**			**fixed12**
	This register specifies white point qy for 8 illuminants. The fields that are left 0, are interpolated from awb_calib_ref_qy. Format: s3.12					
R0x526E	**15:0**	**0x0000**	**AWB_CALIB_QX_LEFT_0_1 (R/W)**			**unsigned**
	15:8	0x0000	AWB_CALIB_QX_LEFT_0 These registers defines left qx value offsets to be used for defining illuminant bounds in lu1.7 format. Format: u1.7			ufixed7
	7:0	0x0000	AWB_CALIB_QX_LEFT_1 These registers defines left qx value offsets to be used for defining illuminant bounds in lu1.7 format. Format: u1.7			ufixed7
	These registers defines left qx value offsets to be used for defining illuminant bounds in lu1.7 format.					
R0x5270	**15:0**	**0x0000**	**AWB_CALIB_QX_LEFT_2_3 (R/W)**			**unsigned**
	15:8	0x0000	AWB_CALIB_QX_LEFT_2 These registers defines left qx value offsets to be used for defining illuminant bounds in lu1.7 format. Format: u1.7			ufixed7
	7:0	0x0000	AWB_CALIB_QX_LEFT_3 These registers defines left qx value offsets to be used for defining illuminant bounds in lu1.7 format. Format: u1.7			ufixed7
	These registers defines left qx value offsets to be used for defining illuminant bounds in lu1.7 format.					
R0x5272	**15:0**	**0x0000**	**AWB_CALIB_QX_LEFT_4_5 (R/W)**			**unsigned**
	15:8	0x0000	AWB_CALIB_QX_LEFT_4 These registers defines left qx value offsets to be used for defining illuminant bounds in lu1.7 format. Format: u1.7			ufixed7
	7:0	0x0000	AWB_CALIB_QX_LEFT_5 These registers defines left qx value offsets to be used for defining illuminant bounds in lu1.7 format. Format: u1.7			ufixed7
	These registers defines left qx value offsets to be used for defining illuminant bounds in lu1.7 format.					
R0x5274	**15:0**	**0x0000**	**AWB_CALIB_QX_LEFT_6_7 (R/W)**			**unsigned**
	15:8	0x0000	AWB_CALIB_QX_LEFT_6 These registers defines left qx value offsets to be used for defining illuminant bounds in lu1.7 format. Format: u1.7			ufixed7
	7:0	0x0000	AWB_CALIB_QX_LEFT_7 These registers defines left qx value offsets to be used for defining illuminant bounds in lu1.7 format. Format: u1.7			ufixed7
	These registers defines left qx value offsets to be used for defining illuminant bounds in lu1.7 format.					
R0x5276	**15:0**	**0x0000**	**AWB_CALIB_QX_RIGHT_0_1 (R/W)**			**unsigned**
	15:8	0x0000	AWB_CALIB_QX_RIGHT_0 These registers defines right qx value offsets to be used for defining illuminant bounds in lu1.7 format. Format: u1.7			ufixed7
	7:0	0x0000	AWB_CALIB_QX_RIGHT_1 These registers defines right qx value offsets to be used for defining illuminant bounds in lu1.7 format. Format: u1.7			ufixed7
	These registers defines right qx value offsets to be used for defining illuminant bounds in lu1.7 format.					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x5278	**15:0**	**0x0000**	**AWB_CALIB_QX_RIGHT_2_3 (R/W)**			**unsigned**
	15:8	0x0000	AWB_CALIB_QX_RIGHT_2 These registers defines right qx value offsets to be used for defining illuminant bounds in lu1.7 format. Format: u1.7			ufixed7
	7:0	0x0000	AWB_CALIB_QX_RIGHT_3 These registers defines right qx value offsets to be used for defining illuminant bounds in lu1.7 format. Format: u1.7			ufixed7
	These registers defines right qx value offsets to be used for defining illuminant bounds in lu1.7 format.					
R0x527A	**15:0**	**0x0000**	**AWB_CALIB_QX_RIGHT_4_5 (R/W)**			**unsigned**
	15:8	0x0000	AWB_CALIB_QX_RIGHT_4 These registers defines right qx value offsets to be used for defining illuminant bounds in lu1.7 format. Format: u1.7			ufixed7
	7:0	0x0000	AWB_CALIB_QX_RIGHT_5 These registers defines right qx value offsets to be used for defining illuminant bounds in lu1.7 format. Format: u1.7			ufixed7
	These registers defines right qx value offsets to be used for defining illuminant bounds in lu1.7 format.					
R0x527C	**15:0**	**0x0000**	**AWB_CALIB_QX_RIGHT_6_7 (R/W)**			**unsigned**
	15:8	0x0000	AWB_CALIB_QX_RIGHT_6 These registers defines right qx value offsets to be used for defining illuminant bounds in lu1.7 format. Format: u1.7			ufixed7
	7:0	0x0000	AWB_CALIB_QX_RIGHT_7 These registers defines right qx value offsets to be used for defining illuminant bounds in lu1.7 format. Format: u1.7			ufixed7
	These registers defines right qx value offsets to be used for defining illuminant bounds in lu1.7 format.					
R0x527E	**15:0**	**0x0012**	**AWB_CALIB_QY_DOWN_LEFT_0_1 (R/W)**			**unsigned**
	15:8	0x0000	AWB_CALIB_QY_DOWN_LEFT_0 These registers defines min qy value left illuminant bound offsets to be used for statistics capture in lu1.7 format. Format: u1.7			ufixed7
	7:0	0x0012	AWB_CALIB_QY_DOWN_LEFT_1 These registers defines min qy value left illuminant bound offsets to be used for statistics capture in lu1.7 format. Format: u1.7			ufixed7
	These registers defines min qy value left illuminant bound offsets to be used for statistics capture in lu1.7 format.					
R0x5280	**15:0**	**0x0012**	**AWB_CALIB_QY_DOWN_LEFT_2_3 (R/W)**			**unsigned**
	15:8	0x0000	AWB_CALIB_QY_DOWN_LEFT_2 These registers defines min qy value left illuminant bound offsets to be used for statistics capture in lu1.7 format. Format: u1.7			ufixed7
	7:0	0x0012	AWB_CALIB_QY_DOWN_LEFT_3 These registers defines min qy value left illuminant bound offsets to be used for statistics capture in lu1.7 format. Format: u1.7			ufixed7
	These registers defines min qy value left illuminant bound offsets to be used for statistics capture in lu1.7 format.					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x5282	**15:0**	**0x0012**	**AWB_CALIB_QY_DOWN_LEFT_4_5 (R/W)**			**unsigned**
	15:8	0x0000	AWB_CALIB_QY_DOWN_LEFT_4 These registers defines min qy value left illuminant bound offsets to be used for statistics capture in lu1.7 format. Format: u1.7			ufixed7
	7:0	0x0012	AWB_CALIB_QY_DOWN_LEFT_5 These registers defines min qy value left illuminant bound offsets to be used for statistics capture in lu1.7 format. Format: u1.7			ufixed7
	These registers defines min qy value left illuminant bound offsets to be used for statistics capture in lu1.7 format.					
R0x5284	**15:0**	**0x0012**	**AWB_CALIB_QY_DOWN_LEFT_6_7 (R/W)**			**unsigned**
	15:8	0x0000	AWB_CALIB_QY_DOWN_LEFT_6 These registers defines min qy value left illuminant bound offsets to be used for statistics capture in lu1.7 format. Format: u1.7			ufixed7
	7:0	0x0012	AWB_CALIB_QY_DOWN_LEFT_7 These registers defines min qy value left illuminant bound offsets to be used for statistics capture in lu1.7 format. Format: u1.7			ufixed7
	These registers defines min qy value left illuminant bound offsets to be used for statistics capture in lu1.7 format.					
R0x5286	**15:0**	**0x0012**	**AWB_CALIB_QY_DOWN_RIGHT_0_1 (R/W)**			**unsigned**
	15:8	0x0000	AWB_CALIB_QY_DOWN_RIGHT_0 These registers defines min qy value right illuminant bound offsets to be used for statistics capture in lu1.7 format. Format: u1.7			ufixed7
	7:0	0x0012	AWB_CALIB_QY_DOWN_RIGHT_1 These registers defines min qy value right illuminant bound offsets to be used for statistics capture in lu1.7 format. Format: u1.7			ufixed7
	These registers defines min qy value right illuminant bound offsets to be used for statistics capture in lu1.7 format.					
R0x5288	**15:0**	**0x0012**	**AWB_CALIB_QY_DOWN_RIGHT_2_3 (R/W)**			**unsigned**
	15:8	0x0000	AWB_CALIB_QY_DOWN_RIGHT_2 These registers defines min qy value right illuminant bound offsets to be used for statistics capture in lu1.7 format. Format: u1.7			ufixed7
	7:0	0x0012	AWB_CALIB_QY_DOWN_RIGHT_3 These registers defines min qy value right illuminant bound offsets to be used for statistics capture in lu1.7 format. Format: u1.7			ufixed7
	These registers defines min qy value right illuminant bound offsets to be used for statistics capture in lu1.7 format.					
R0x528A	**15:0**	**0x0012**	**AWB_CALIB_QY_DOWN_RIGHT_4_5 (R/W)**			**unsigned**
	15:8	0x0000	AWB_CALIB_QY_DOWN_RIGHT_4 These registers defines min qy value right illuminant bound offsets to be used for statistics capture in lu1.7 format. Format: u1.7			ufixed7
	7:0	0x0012	AWB_CALIB_QY_DOWN_RIGHT_5 These registers defines min qy value right illuminant bound offsets to be used for statistics capture in lu1.7 format. Format: u1.7			ufixed7
	These registers defines min qy value right illuminant bound offsets to be used for statistics capture in lu1.7 format.					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x528C	**15:0**	**0x0012**	**AWB_CALIB_QY_DOWN_RIGHT_6_7 (R/W)**			**unsigned**
	15:8	0x0000	AWB_CALIB_QY_DOWN_RIGHT_6 These registers defines min qy value right illuminant bound offsets to be used for statistics capture in lu1.7 format. Format: u1.7			ufixed7
	7:0	0x0012	AWB_CALIB_QY_DOWN_RIGHT_7 These registers defines min qy value right illuminant bound offsets to be used for statistics capture in lu1.7 format. Format: u1.7			ufixed7
	These registers defines min qy value right illuminant bound offsets to be used for statistics capture in lu1.7 format.					
R0x528E	**15:0**	**0x0012**	**AWB_CALIB_QY_UP_LEFT_0_1 (R/W)**			**unsigned**
	15:8	0x0000	AWB_CALIB_QY_UP_LEFT_0 These registers defines max qy value left illuminant bound offsets to be used for statistics capture in lu1.7 format. Format: u1.7			ufixed7
	7:0	0x0012	AWB_CALIB_QY_UP_LEFT_1 These registers defines max qy value left illuminant bound offsets to be used for statistics capture in lu1.7 format. Format: u1.7			ufixed7
	These registers defines max qy value left illuminant bound offsets to be used for statistics capture in lu1.7 format.					
R0x5290	**15:0**	**0x0012**	**AWB_CALIB_QY_UP_LEFT_2_3 (R/W)**			**unsigned**
	15:8	0x0000	AWB_CALIB_QY_UP_LEFT_2 These registers defines max qy value left illuminant bound offsets to be used for statistics capture in lu1.7 format. Format: u1.7			ufixed7
	7:0	0x0012	AWB_CALIB_QY_UP_LEFT_3 These registers defines max qy value left illuminant bound offsets to be used for statistics capture in lu1.7 format. Format: u1.7			ufixed7
	These registers defines max qy value left illuminant bound offsets to be used for statistics capture in lu1.7 format.					
R0x5292	**15:0**	**0x0012**	**AWB_CALIB_QY_UP_LEFT_4_5 (R/W)**			**unsigned**
	15:8	0x0000	AWB_CALIB_QY_UP_LEFT_4 These registers defines max qy value left illuminant bound offsets to be used for statistics capture in lu1.7 format. Format: u1.7			ufixed7
	7:0	0x0012	AWB_CALIB_QY_UP_LEFT_5 These registers defines max qy value left illuminant bound offsets to be used for statistics capture in lu1.7 format. Format: u1.7			ufixed7
	These registers defines max qy value left illuminant bound offsets to be used for statistics capture in lu1.7 format.					
R0x5294	**15:0**	**0x0012**	**AWB_CALIB_QY_UP_LEFT_6_7 (R/W)**			**unsigned**
	15:8	0x0000	AWB_CALIB_QY_UP_LEFT_6 These registers defines max qy value left illuminant bound offsets to be used for statistics capture in lu1.7 format. Format: u1.7			ufixed7
	7:0	0x0012	AWB_CALIB_QY_UP_LEFT_7 These registers defines max qy value left illuminant bound offsets to be used for statistics capture in lu1.7 format. Format: u1.7			ufixed7
	These registers defines max qy value left illuminant bound offsets to be used for statistics capture in lu1.7 format.					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x5296	**15:0**	**0x0012**	**AWB_CALIB_QY_UP_RIGHT_0_1 (R/W)**			**unsigned**
	15:8	0x0000	AWB_CALIB_QY_UP_RIGHT_0 These registers defines max qy value right illuminant bound offsets to be used for statistics capture in ls.8 format. Format: u1.7			ufixed7
	7:0	0x0012	AWB_CALIB_QY_UP_RIGHT_1 These registers defines max qy value right illuminant bound offsets to be used for statistics capture in ls.8 format. Format: u1.7			ufixed7
	These registers defines max qy value right illuminant bound offsets to be used for statistics capture in ls.8 format.					
R0x5298	**15:0**	**0x0012**	**AWB_CALIB_QY_UP_RIGHT_2_3 (R/W)**			**unsigned**
	15:8	0x0000	AWB_CALIB_QY_UP_RIGHT_2 These registers defines max qy value right illuminant bound offsets to be used for statistics capture in ls.8 format. Format: u1.7			ufixed7
	7:0	0x0012	AWB_CALIB_QY_UP_RIGHT_3 These registers defines max qy value right illuminant bound offsets to be used for statistics capture in ls.8 format. Format: u1.7			ufixed7
	These registers defines max qy value right illuminant bound offsets to be used for statistics capture in ls.8 format.					
R0x529A	**15:0**	**0x0012**	**AWB_CALIB_QY_UP_RIGHT_4_5 (R/W)**			**unsigned**
	15:8	0x0000	AWB_CALIB_QY_UP_RIGHT_4 These registers defines max qy value right illuminant bound offsets to be used for statistics capture in ls.8 format. Format: u1.7			ufixed7
	7:0	0x0012	AWB_CALIB_QY_UP_RIGHT_5 These registers defines max qy value right illuminant bound offsets to be used for statistics capture in ls.8 format. Format: u1.7			ufixed7
	These registers defines max qy value right illuminant bound offsets to be used for statistics capture in ls.8 format.					
R0x529C	**15:0**	**0x0012**	**AWB_CALIB_QY_UP_RIGHT_6_7 (R/W)**			**unsigned**
	15:8	0x0000	AWB_CALIB_QY_UP_RIGHT_6 These registers defines max qy value right illuminant bound offsets to be used for statistics capture in ls.8 format. Format: u1.7			ufixed7
	7:0	0x0012	AWB_CALIB_QY_UP_RIGHT_7 These registers defines max qy value right illuminant bound offsets to be used for statistics capture in ls.8 format. Format: u1.7			ufixed7
	These registers defines max qy value right illuminant bound offsets to be used for statistics capture in ls.8 format.					
R0x52AA	**15:0**	**0x0000**	**AWB_CONF (R/W)**			**unsigned**
	15:11	X	Undefined			
	10	0x0000	LUMA_PP			unsigned
	9	0x0000	DEFAULT			unsigned
	8	0x0000	FILLIN			unsigned
	7	X	Undefined			
	6	0x0000	HYSTERESIS			unsigned
	5:0	X	Undefined			
R0x52AC	**15:0**	**0x0000**	**AWB_GAMUT_NOISE_EXTEND (R/W)**			**fixed12**
	This registers specifies the amount of hardware gamut extension. This is used to cut noise from falling into software gamuts. Format: s3.12					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x52AE	**15:0**	**0x0199**	**AWB_BB_MIN_BOUND (R/W)**			**fixed12**
	This registers specifies the minimum boundary in black body boundary algorithm. Format: s3.12					
R0x52B0	**15:0**	**0x0000**	**AWB_UPPER_MIX (R/W)**			**fixed12**
	Mixes two modes set in awb_conf.mode Format: s3.12					
R0x52B2	**15:0**	**0x0000**	**AWB_UPPER_ZONE_TH (R/W)**			**fixed12**
	When 0x1 mode selected in awb_conf.mode this register defines the number of zones (relative to total number of gray zones) that are left on the right side of the histogram when white point is chosen Format: s3.12					
R0x52B4	**15:0**	**0x0000**	**AWB_UPPER_MIN_ZONES (R/W)**			**fixed5**
	When 0x1 mode selected in awb_conf.mode this register defines the absolute minimum number of zones that are left on the right side of the histogram when white point is chosen Format: s10.5					
R0x52B6	**15:0**	**0x0000**	**AWB_QUALITY_PCT (R/W)**			**unsigned**
	15:10	0x0000	QUALITY3 Format: u1.5			ufixed5
	9:5	0x0000	QUALITY2			unsigned
	4:0	0x0000	QUALITY1			unsigned
R0x52B8	**15:0**	**0x0000**	**AWB_QUALITY_WGT (R/W)**			**unsigned**
	15	X	Undefined			
	14:10	0x0000	QUALITY3			unsigned
	9:5	0x0000	QUALITY2			unsigned
	4:0	0x0000	QUALITY1			unsigned
R0x52BA	**15:0**	**0x0300**	**AWB_UTH (R/W)**			**fixed8**
	Upper AWB BV Threshold (increasing). Format: s7.8					
R0x52BC	**15:0**	**0x0300**	**AWB_LTH (R/W)**			**fixed8**
	Lower AWB BV Threshold (decreasing). Format: s7.8					
R0x52BE	**15:0**	**0x0190**	**AWB_SNAP_QX0 (R/W)**			**fixed12**
	Snap region left to the mix white point. Format: s3.12					
R0x52C0	**15:0**	**0x0190**	**AWB_SNAP_QX1 (R/W)**			**fixed12**
	Snap region left to the mix white point. Format: s3.12					
R0x52C2	**15:0**	**0x0190**	**AWB_SNAP_QY0 (R/W)**			**fixed12**
	Snap region left to the mix white point. Format: s3.12					
R0x52C4	**15:0**	**0x0190**	**AWB_SNAP_QY1 (R/W)**			**fixed12**
	Snap region left to the mix white point. Format: s3.12					
R0x52C6	**15:0**	**0x0000**	**AWB_SNAP_STR (R/W)**			**fixed12**
	Snap white point strength. Format: s3.12					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x52C8	**15:0**	**0x0CCD**	**AWB_SNAP_TH (R/W)**			**fixed12**
	Snap white point enable threshold. Format: s3.12					
R0x52CA	**15:0**	**0x003F**	**ATM_CTRL (R/W)**			**unsigned**
	15:12	X	Undefined			
	11	0x0000	LSC This bit enables luminance lens shading compensation as part of local tone mapping instead of using LSC engine. Chrominance shading compensation is still done by LSC engine. The benefit of this approach is that it preserves dynamic range where pixels would otherwise saturate due to LSC engine gains.			unsigned
	10	0x0000	CCOMP Perceived global contrast can vary depending on TM configuration due to balance between local and global mapping. That can cause confusion when end user use contrast register to adjust contrast. If this bit is set FW will reduce local tone mapping strength when user increases contrast to improve perceived contrast.			unsigned
	9:7	X	Undefined			
	6	0x0000	FACE_SAT If set, bit enables additional weighting of saturated pixels on the selected face.			unsigned
	5	0x0001	LTM_CURVE_EN If this bit is set, LTM curve is enabled. LTM is addition to ATM curve. Therefore ATM curve must also be enabled to make effect. If bit is cleared no local adaptation is enabled.			unsigned
	4	0x0001	ATM_CURVE_EN If this bit is set, ATM curve is enabled. Otherwise, identity curve is applied and no tone mapping is done.			unsigned
	3:0	0x000F	ATMG_MODE This field defines the Adaptive Tone Mapping gain mode: 0x0 = Disable Mode 0x1 = Manual detect Mode (use atm_manual_uhdr_value instead of detected value and spread it across ehdr/ihdr/uhdr according to atm_value_*hdr_weight configuration) 0x2 = Manual Correct Mode (use atm_manual_*hdr_value values - ignore detected value and atm_value_*hdr_weight configuration) 0x4 = Freeze Mode (both detection and correction are locked) 0x5 = Flash Mode (only atm_value detection is locked) 0xf = Auto Mode			unsigned
R0x52CC	**15:0**	**0x0000**	**ATM_MANUAL_UHDR_VALUE (R/W)**			**fixed12**
	Register defines manual dynamic range increase with underexposure HDR method in manual correct mode. Format: s3.12					
R0x52CE	**15:0**	**0x0000**	**ATM_MANUAL_IHDR_VALUE (R/W)**			**fixed12**
	Register defines manual dynamic range increase with interleaved HDR method in manual correct mode. Format: s3.12					
R0x52D0	**15:0**	**0x0000**	**ATM_MANUAL_EHDR_VALUE (R/W)**			**fixed12**
	Register defines manual dynamic range increase with extrapolate HDR method in manual correct mode. Format: s3.12					
R0x52D2	**15:0**	**0x0080**	**ATM_SPEED (R/W)**			**fixed8**
	ATM gain convergence speed parameter which controls output low-pass filter. Higher value results in faster convergence. Format: s7.8					
R0x52D4	**15:0**	**0x0066**	**ATM_SAT_SPEED (R/W)**			**fixed8**
	ATM saturation convergence speed / sec. Format: s7.8					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x52D6	15:0	0x0C00	ATM_VALUE_HYS (R/W)			fixed12
	ATM value control hysteresis size. Lower value will decrease threshold for decreasing ATM value and therefore increase hysteresis. Format: s3.12					
R0x52D8	15:0	0x0000	ATM_SC_GSHIFT (R/W)			fixed8
	Global S-curve shift. Positive value makes middle tones brighter. Format: s7.8					
R0x52DA	15:0	0x0980	ATM_SC_CONTRAST (R/W)			fixed8
	Default S-curve contrast value. Higher value increases tone contrast. Format: s7.8					
R0x52DC	15:0	0x2000	ATM_MAX_VALUE (R/W)			fixed12
	Maximum allowed ATM value. Increase to allow higher dynamic range increase. Format: s3.12					
R0x52DE	15:0	0x01EB	ATM_ALLOWED_SATR (R/W)			fixed14
	Allowed relative number of saturated pixels. When number of saturated pixels exceeds the threshold, dynamic range starts increasing. Increase to allow more saturated pixels. Format: s1.14					
R0x52E0	15:0	0x0000	ATM_VALUE_EHDR_WEIGHT (R/W)			fixed12
	Value defines percentage of dynamic range increase (ATM value) to be compensated with extrapolate HDR method. Format: s3.12					
R0x52E2	15:0	0x0000	ATM_VALUE_IHDR_WEIGHT (R/W)			fixed12
	Value defines percentage of dynamic range increase (ATM value) to be compensated with interleaved HDR method. Format: s3.12					
R0x52E4	15:0	0x0040	LTM_LB_MR (R/W)			fixed8
	Value defines Local Tone Mapping background luminance mixing ratio between Gaussian filter and luminance zones. Increase to increase weight of the zones. Format: s7.8					
R0x52E6	15:0	0x0200	LTM_LBZ_SMTH (R/W)			fixed8
	Value defines Local Tone Mapping background zone luminance smoothing strength. Increase to give smoother map. Format: s7.8					
R0x52E8	15:0	0x0200	LTM_LBZ_MAXDIFF_TH (R/W)			fixed9
	15:13	X	Undefined			
	12:0	0x0200	LTM_LBZ_MAXDIFF_TH Value defines maximum difference between two neighboring zones of Local Tone Mapping background luminance zones. Increase to allow larger changes. Format: s3.9			fixed9
	Value defines maximum difference between two neighboring zones of Local Tone Mapping background luminance zones. Increase to allow larger changes. Format: s3.9					
R0x52EA	15:0	0x0100	LTM_STR (R/W)			fixed8
	Value defines Local Tone Mapping strength. It represents scaling factor for LTM_TVIC curve. Format: s7.8					
R0x52EC	15:0	0x120C	LTM_TVIC_0 (R/W)			fixed8
	Fields define Local Tone Mapping TVI curve which defines local adaptation as function of background luminance. Format: s7.8					
R0x52EE	15:0	0x11D0	LTM_TVIC_1 (R/W)			fixed8
	Fields define Local Tone Mapping TVI curve which defines local adaptation as function of background luminance. Format: s7.8					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x52F0	15:0	0x1162	LTM_TVIC_2 (R/W)			fixed8
	Fields define Local Tone Mapping TVI curve which defines local adaptation as function of background luminance. Format: s7.8					
R0x52F2	15:0	0x10C2	LTM_TVIC_3 (R/W)			fixed8
	Fields define Local Tone Mapping TVI curve which defines local adaptation as function of background luminance. Format: s7.8					
R0x52F4	15:0	0x0FF0	LTM_TVIC_4 (R/W)			fixed8
	Fields define Local Tone Mapping TVI curve which defines local adaptation as function of background luminance. Format: s7.8					
R0x52F6	15:0	0x0EEC	LTM_TVIC_5 (R/W)			fixed8
	Fields define Local Tone Mapping TVI curve which defines local adaptation as function of background luminance. Format: s7.8					
R0x52F8	15:0	0x0DB6	LTM_TVIC_6 (R/W)			fixed8
	Fields define Local Tone Mapping TVI curve which defines local adaptation as function of background luminance. Format: s7.8					
R0x52FA	15:0	0x0C3A	LTM_TVIC_7 (R/W)			fixed8
	Fields define Local Tone Mapping TVI curve which defines local adaptation as function of background luminance. Format: s7.8					
R0x52FC	15:0	0x0A64	LTM_TVIC_8 (R/W)			fixed8
	Fields define Local Tone Mapping TVI curve which defines local adaptation as function of background luminance. Format: s7.8					
R0x52FE	15:0	0x0834	LTM_TVIC_9 (R/W)			fixed8
	Fields define Local Tone Mapping TVI curve which defines local adaptation as function of background luminance. Format: s7.8					
R0x5300	15:0	0x05AA	LTM_TVIC_10 (R/W)			fixed8
	Fields define Local Tone Mapping TVI curve which defines local adaptation as function of background luminance. Format: s7.8					
R0x5302	15:0	0x02C6	LTM_TVIC_11 (R/W)			fixed8
	Fields define Local Tone Mapping TVI curve which defines local adaptation as function of background luminance. Format: s7.8					
R0x5304	15:0	0xFF88	LTM_TVIC_12 (R/W)			fixed8
	Fields define Local Tone Mapping TVI curve which defines local adaptation as function of background luminance. Format: s7.8					
R0x5306	15:0	0xFC04	LTM_TVIC_13 (R/W)			fixed8
	Fields define Local Tone Mapping TVI curve which defines local adaptation as function of background luminance. Format: s7.8					
R0x5308	15:0	0xF858	LTM_TVIC_14 (R/W)			fixed8
	Fields define Local Tone Mapping TVI curve which defines local adaptation as function of background luminance. Format: s7.8					
R0x530A	15:0	0xF484	LTM_TVIC_15 (R/W)			fixed8
	Fields define Local Tone Mapping TVI curve which defines local adaptation as function of background luminance. Format: s7.8					
R0x530C	15:0	0xF088	LTM_TVIC_16 (R/W)			fixed8
	Fields define Local Tone Mapping TVI curve which defines local adaptation as function of background luminance. Format: s7.8					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x530E	15:0	0xEC64	LTM_TVIC_17 (R/W)			fixed8
	Fields define Local Tone Mapping TVI curve which defines local adaptation as function of background luminance. Format: s7.8					
R0x5310	15:0	0xE818	LTM_TVIC_18 (R/W)			fixed8
	Fields define Local Tone Mapping TVI curve which defines local adaptation as function of background luminance. Format: s7.8					
R0x5312	15:0	0xE3A4	LTM_TVIC_19 (R/W)			fixed8
	Fields define Local Tone Mapping TVI curve which defines local adaptation as function of background luminance. Format: s7.8					
R0x5314	15:0	0xE000	LTM_TVIC_20 (R/W)			fixed8
	Fields define Local Tone Mapping TVI curve which defines local adaptation as function of background luminance. Format: s7.8					
R0x5316	15:0	0x0010	ATM_ALLOWED_OVEREXPOSURE_SATR (R/W)			fixed14
	Allowed relative number of saturated pixels in overexposure mode. When number of saturated pixels reaches the threshold, overexposure is stopped. Increase to allow more saturated pixels. Format: s1.14					
R0x5318	15:0	0xE000	ATM_MIN_VALUE (R/W)			fixed12
	Minimum allowed ATM value. Value is normally zero or negative. Negative ATM value is dynamic range reduction and can be used for image overexposure. Format: s3.12					
R0x531A	15:0	0x0CCC	ATM_VALUE_OVEREXPOSURE_WEIGHT (R/W)			fixed12
	For low-dynamic range images, ATM values can be negative. Such scene can be overexposed to reduce noise and improve resolution. Parameter defines percentage of negative ATM value that will be used as overexposure which is not compensated and therefore results in overexposed output image. Format: s3.12					
R0x531C	15:0	0xFFD8	ATM_VALUE_NEGTH (R/W)			fixed12
	Parameter defines threshold for negative ATM value that will be used as overexposure. Absolute ATM values bellow threshold will be ignored. Overexposure is not compensated and therefore results in overexposed output image. Format: s3.12					
R0x531E	15:0	0x0000	ATM_VALUE_UHDR_WEIGHT (R/W)			fixed12
	Value defines percentage of dynamic range increase (ATM value) to be compensated with underexposure HDR method. Format: s3.12					
R0x5320	15:0	0x0000	ATM_ALLOWED_SATR_K (R/W)			fixed12
	Allowed relative number of saturated pixels coefficient. Final threshold number is sum of initial value (ATM_ALLOWED_SATR) and relative part (ATM_ALLOWED_SATR_K) which is percentage of current ATM_VALUE. Allowed number of saturated pixels can therefore increase with already increased dynamic range. When number of saturated pixels exceeds the threshold, dynamic range starts increasing. Increase to allow more saturated pixels. Allowed relative number of saturated pixels. When number of saturated pixels exceeds the threshold, dynamic range starts increasing. Increase to allow more saturated pixels. Format: s3.12					
R0x5322	15:0	0x0000	ATM_VALUE_FACE_WEIGHT (R/W)			fixed8
	Parameter defines weight of saturated pixels on the face. Value 1.0 means that number of saturated pixels defined with registers ATM_ALLOWED_SATR and ATM_ALLOWED_SATR_K is allowed. Higher value allows proportionally less saturated pixels on the faces. Format: s7.8					
R0x5324	15:0	0x0000	EXTRAPOLATE_GAIN_WEIGHT (R/W)			fixed12
	Available extrapolate gain is ratio between maximum and minimum AWB gain. Used gain first weighted with EXTRAPOLATE_GAIN_WEIGHT and then clipped with EXTRAPOLATE_MIN_GAIN and EXTRAPOLATE_MAX_GAIN. Format: s3.12					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x5326	**15:0**	**0x0100**	**EXTRAPOLATE_MIN_GAIN (R/W)**			**fixed8**
	Min extrapolate gain. Format: s7.8					
R0x5328	**15:0**	**0x0400**	**EXTRAPOLATE_MAX_GAIN (R/W)**			**fixed8**
	Max extrapolate gain. Format: s7.8					
R0x532A	**15:0**	**0x0000**	**EXTRAPOLATE_MIN_OUT_WEIGHT (R/W)**			**fixed12**
	Value defines minimum relative amount of extrapolate that will be visible on the output (not compensated with normal gain). Format: s3.12					
R0x533C	**15:0**	**0x0000**	**ATM_MANUAL_OVEREXPOSURE_VALUE (R/W)**			**fixed12**
	Manual ATM requested image overexposure value. Format: s3.12					
R0x533E	**15:0**	**0x3000**	**ATM_MAX_IHDR_VALUE (R/W)**			**fixed12**
	Maximum allowed interleaved HDR value. Increase to allow higher maximum dynamic range increase with interleaved HDR method. Format: s3.12					
R0x5344	**15:0**	**0x004F**	**COGNIZE_CTRL (R/W)**			**unsigned**
	15:7	X	Undefined			
	6	0x0001	AWBDEBUG If set, zone data for awb debug tool will be written and cognize_zone_pointer set.			unsigned
	5	X	Undefined			
	4	0x0000	VEG If set, VEG zones will be detected.			unsigned
	3	0x0001	SKYT If set, SKYT detection zones will be enabled.			unsigned
	2	0x0001	SKYX If set, SKYX border zones will be ignored.			unsigned
	1	0x0001	SKY If set, SKY detection zones will be enabled.			unsigned
	0	0x0001	SKYB If set, SKYB detection zones will be enabled.			unsigned
R0x5346	**15:0**	**0x0400**	**COGNIZE_SKY_BV_MIN (R/W)**			**fixed8**
	This register determines the minimum required BV in s7.8 for sky zone to be detected. Format: s7.8					
R0x5348	**15:0**	**0x0200**	**COGNIZE_SKYT_BV_MIN (R/W)**			**fixed8**
	This register determines the minimum required BV for twilight sky to be detected. Format: s7.8					
R0x534A	**15:0**	**0x0200**	**COGNIZE_VEG_BV_MIN (R/W)**			**fixed8**
	This register determines the minimum required BV for vegetation to be detected. Format: s7.8					
R0x534C	**15:0**	**0x0333**	**COGNIZE_SNOW_ZONE_TH (R/W)**			**fixed12**
	This register specifies a threshold where in percentage of zones. If number of zones with snow is below this threshold, no snow will be detected. Format: s3.12					
R0x534E	**15:0**	**0x0133**	**COGNIZE_SNOW_NONFLAT_ZONE_TH (R/W)**			**fixed12**
	This register specifies a threshold where in percentage of non-zones. If number of non-flat zones with snow is below this threshold, no snow will be detected. Format: s3.12					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x5350	15:0	0xF127	COGNIZE_GAMUT_VEG_0 (R/W)			fixed12
	This registers specify the veg gamut in qx/qy color space (relative to awb_calib_ref_qx/qy[D65]). Format: s3.12					
R0x5352	15:0	0x06F1	COGNIZE_GAMUT_VEG_1 (R/W)			fixed12
	This registers specify the veg gamut in qx/qy color space (relative to awb_calib_ref_qx/qy[D65]). Format: s3.12					
R0x5354	15:0	0xE0E6	COGNIZE_GAMUT_VEG_2 (R/W)			fixed12
	This registers specify the veg gamut in qx/qy color space (relative to awb_calib_ref_qx/qy[D65]). Format: s3.12					
R0x5356	15:0	0xFA77	COGNIZE_GAMUT_VEG_3 (R/W)			fixed12
	This registers specify the veg gamut in qx/qy color space (relative to awb_calib_ref_qx/qy[D65]). Format: s3.12					
R0x5358	15:0	0xEBA6	COGNIZE_GAMUT_VEG_4 (R/W)			fixed12
	This registers specify the veg gamut in qx/qy color space (relative to awb_calib_ref_qx/qy[D65]). Format: s3.12					
R0x535A	15:0	0xFEE2	COGNIZE_GAMUT_VEG_5 (R/W)			fixed12
	This registers specify the veg gamut in qx/qy color space (relative to awb_calib_ref_qx/qy[D65]). Format: s3.12					
R0x535C	15:0	0xF6C9	COGNIZE_GAMUT_VEG_6 (R/W)			fixed12
	This registers specify the veg gamut in qx/qy color space (relative to awb_calib_ref_qx/qy[D65]). Format: s3.12					
R0x535E	15:0	0x13EF	COGNIZE_GAMUT_VEG_7 (R/W)			fixed12
	This registers specify the veg gamut in qx/qy color space (relative to awb_calib_ref_qx/qy[D65]). Format: s3.12					
R0x5360	15:0	0xF47F	COGNIZE_GAMUT_SKY_0 (R/W)			fixed12
	This registers specify the sky gamut in qx/qy color space (relative to awb_calib_ref_qx/qy[D65]). Format: s3.12					
R0x5362	15:0	0xFEBD	COGNIZE_GAMUT_SKY_1 (R/W)			fixed12
	This registers specify the sky gamut in qx/qy color space (relative to awb_calib_ref_qx/qy[D65]). Format: s3.12					
R0x5364	15:0	0xFCA4	COGNIZE_GAMUT_SKY_2 (R/W)			fixed12
	This registers specify the sky gamut in qx/qy color space (relative to awb_calib_ref_qx/qy[D65]). Format: s3.12					
R0x5366	15:0	0x0FEF	COGNIZE_GAMUT_SKY_3 (R/W)			fixed12
	This registers specify the sky gamut in qx/qy color space (relative to awb_calib_ref_qx/qy[D65]). Format: s3.12					
R0x5368	15:0	0x00F1	COGNIZE_GAMUT_SKY_4 (R/W)			fixed12
	This registers specify the sky gamut in qx/qy color space (relative to awb_calib_ref_qx/qy[D65]). Format: s3.12					
R0x536A	15:0	0x12A3	COGNIZE_GAMUT_SKY_5 (R/W)			fixed12
	This registers specify the sky gamut in qx/qy color space (relative to awb_calib_ref_qx/qy[D65]). Format: s3.12					
R0x536C	15:0	0xEAA4	COGNIZE_GAMUT_SKY_6 (R/W)			fixed12
	This registers specify the sky gamut in qx/qy color space (relative to awb_calib_ref_qx/qy[D65]). Format: s3.12					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x536E	**15:0**	**0xFDA2**	**COGNIZE_GAMUT_SKY_7 (R/W)**			**fixed12**
	This registers specify the sky gamut in qx/qy color space (relative to awb_calib_ref_qx/qy[D65]). Format: s3.12					
R0x5370	**15:0**	**0x0900**	**COGNIZE_SNOW_BV_MIN (R/W)**			**unsigned**
	This register defines the min. brightness value for snow regions.					
R0x5372	**15:0**	**0x1388**	**COGNIZE_SNOW_TEMP_MIN (R/W)**			**unsigned**
	AWB snow differentiation parameter based on color temperature.					
R0x5374	**15:0**	**0x0020**	**COGNIZE_SKY_FLAT (R/W)**			**ufixed8**
	AWB flatness threshold. Format: u8.8					
R0x5376	**15:0**	**0xFCE0**	**COGNIZE_SKYT_QY_MAX (R/W)**			**fixed12**
	AWB qy selection parameter between sky and twilight sky relative to D65 qy. Format: s3.12					
R0x5378	**15:0**	**0x0000**	**COGNIZE_GAMUT_VEG_QYO (R/W)**			**fixed12**
	AWB qy offset adjust. Format: s3.12					
R0x537A	**15:0**	**0x0600**	**COGNIZE_SKYT_BV_MAX (R/W)**			**unsigned**
	This register defines the max brightness value for twilight mode.					
R0x537C	**15:0**	**0x0002**	**COGNIZE_MIN_GRAY_QUALITY (R/W)**			**unsigned**
	This register specifies min. quality for a zone: 0x1 = >= 6% 0x2 = >= 50% 0x3 = >= 98% If this criteria is not met zone is converted to XGRAY. Increase in case of noise.					
R0x537E	**15:0**	**0x0010**	**COGNIZE_MIN_GRAY_LUMA (R/W)**			**unsigned**
	This register specifies min. zone brightness for GRAY zones. If this criteria is not met zone is converted to XGRAY. Increase in case of noise.					
R0x5380	**15:0**	**0x2710**	**COGNIZE_SKYB_TEMP_MIN (R/W)**			**unsigned**
	This register specifies the minimum temperature of zone to be considered a sky blue (sky seed zone).					
R0x5382	**15:0**	**0x3A98**	**COGNIZE_SKYB_TEMP_MAX (R/W)**			**unsigned**
	This register specifies the maximum temperature allowed for a zone to be considered a sky blue (sky seed zone).					
R0x5386	**15:0**	**0x0000**	**AF_PD_BUMP_DEV_INCR (R/W)**			**unsigned**
	15:8	0x0000	MACRO Value defines standard deviation increase when position bumped on macro.			unsigned
	7:0	0x0000	INF Value defines standard deviation increase when position bumped on infinity.			unsigned
R0x5388	**15:0**	**0x0000**	**AF_PD_NONLIN_TH (R/W)**			**unsigned**
R0x538A	**15:0**	**0x0000**	**AF_PD_NONLIN_MIN_MOVE (R/W)**			**unsigned**
R0x538C	**31:0**	**0x00000000**	**ATM_MAX_IHDR_EXP_TIME_DIFF_ABS (R/W)**			**unsigned**
	ATM maximum allowed iHDR exposure time difference in us.					
R0x5390	**15:0**	**0x0000**	**FACED_SR_X0 (R/W)**			**fixed12**
	This register defines the face detection search range area X0 relative coordinate. Format: s3.12					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x5392	**15:0**	**0x0000**	**FACED_SR_Y0 (R/W)**			**fixed12**
	This register defines the face detection search range area Y0 relative coordinate. Format: s3.12					
R0x5394	**15:0**	**0x1000**	**FACED_SR_X1 (R/W)**			**fixed12**
	This register defines the face detection search range area X1 relative coordinate. Format: s3.12					
R0x5396	**15:0**	**0x1000**	**FACED_SR_Y1 (R/W)**			**fixed12**
	This register defines the face detection search range area Y1 relative coordinate. Format: s3.12					
R0x5398	**15:0**	**0x0008**	**FACED_CTRL (R/W)**			**unsigned**
	15:11	0x0000	CHROMA_TH Minimum relative amount of skin colored pixels on the face. Confidence is reduced proportionally if less than chroma_th skin colored pixels are found on the face. Format: u0.5			ufixed5
	10	0x0000	OVL_RECT_TYPE Overlay Rectangle type select: 0x0 = Simple rectangles 0x1 = Complex rectangles			unsigned
	9	0x0000	OVL_RECT_EN If this field is set, overlay rectangles will be displayed around the faces. If smile detection is enabled, progress bar will show smile level for each face.			unsigned
	8:6	X	Undefined			
	5	0x0000	CHROMA Use chrominance information to improve face detection accuracy.			unsigned
	4	0x0000	ROI_EXTEND 0 - limit ROI to be within primary output ROI 1 - ROI relative to full sensor ROI Note: writing to this field may cause format_update.			unsigned
	3:0	0x0008	DIR This field specifies the direction of face detection engine will search for faces: 0x0 - Narrow up: 0 +- 45 degree 0x1 - Narrow right: 90 +- 45 degree 0x2 - Narrow left: 270 +- 45 degree 0x3 - Narrow down: 180 +- 45 degree 0x4 - Wide up: 0 +- 135 degree 0x5 - Wide right: 90 +- 135 degree 0x6 - Wide left: 270 +- 135 degree 0x7 - Wide down: 180 +- 135 degree 0x8 - Any: 0 to 359 degree			unsigned

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x539A	**15:0**	**0x1004**	**FACED_RESULT_TRACK_NR (R/W)**			**unsigned**
	15:8	0x0010	TRACK_NR Number of faces to be tracked. Internal structure is allocated based on value of this register when face detection is first enabled, so the number of tracked faces cannot be increased afterwards. Note that legacy face(_roi)_x0/x1/y0/y1 interface only supports up to 16 faces. To track more faces see faced_track.			unsigned
	7:3	X	Undefined			
	2:0	0x0004	RESULT_NR Number of raw face detection engine results to allocate space for. Face detection engine can be executed multiple times within a single frame on different parts of the image. Because of that array of faced_result structures is allocated. Internal structure is allocated based on value of this register when face detection is first enabled, so this number cannot be increased afterwards. Array of results is used as a rolling buffer. User can use time within the faced_result structure to identify which entries of the array have been updated.			unsigned
R0x539C	**15:0**	**0x80FF**	**FACED_SELECT (R/W)**			**unsigned**
	15:8	0x0080	SIZE_WEIGHT This field controls how face is selected when automatic selection is used. 0 - use face closest to the center of the image 1 to max-1 - gradually increase preference for larger faces max - use largest face			unsigned
	7:0	0x00FF	ID User can select specific face ID to use for "selected" face. If face with given ID is not found then automatically select face based on size and/or closeness to the center of the image.			unsigned
R0x539E	**15:0**	**0x0000**	**FACED_CONFIDENCE (R/W)**			**unsigned**
	15:8	0x0000	THRESHOLD Minimum confidence of face to be used in auto functions and to draw rectangles. Format: u0.8			ufixed8
	7:0	0x0000	FILTER Filter confidence with a previous value (IIR) for each tracked face. Note that this filter will cause lag in face being detected and re-moved. Format: u0.8			ufixed8
R0x53A0	**15:0**	**0x0033**	**FACED_REFRESH_PERIOD (R/W)**			**fixed8**
			Time (in seconds) to wait before refreshing a tracked face (refresh rate). Refresh rate of face detection normally depends on configuration (mainly faced_min_size) and FPS. It can take many seconds to scan entire FOV for very small faces. Time it takes to scan entire image for faces can be monitored in face_cycle_time register. However, faces that have been detected previously can be refreshed more often. This register controls the refresh rate of previously detected faces. However, improved refresh rate of already detected faces may slow down detection of new faces. Format: s7.8			
R0x53A2	**15:0**	**0x0A00**	**FACED_TRACK_TH (R/W)**			**unsigned**
	15:8	0x000A	AGE_TH Maximum time (in seconds) after last successful detection to keep faces in tracking history. Format: u4.4			ufixed4
	7:0	0x0000	REFRESH_TH Minimum confidence of face to be considered for refresh.			unsigned

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x53A4	**15:0**	**0x0400**	**FACED_MIN_SIZE (R/W)**			**fixed14**
	This register specifies minimum size of face that need to be detected (relative to image width). Number of passes will be optimized according to min and max face size to be detected. Note: This register can significantly impact the face detection cycle time (time to scan the entire ROI). See face_cycle_time register for current cycle time. Format: s1.14					
R0x53A6	**15:0**	**0x4000**	**FACED_MAX_SIZE (R/W)**			**fixed14**
	This register specifies maximum size of face that need to be detected (relative to image width). Number of passes will be optimized according to min and max face size to be detected. Format: s1.14					
R0x53A8	**15:0**	**0x0000**	**PDAF_PAT_START (R/W)**			**unsigned**
	15:8	0x0000	Y0 Y0 PDAF coordinate.			unsigned
	7:0	0x0000	X0 X0 PDAF coordinate.			unsigned
R0x53AA	**15:0**	**0x0000**	**PDAF_PAT (R/W)**			**unsigned**
	15:8	0x0000	NEXT			unsigned
	7:4	0x0000	NUM			unsigned
	3	0x0000	BIN			unsigned
	2	0x0000	G_ONLY			unsigned
	1	0x0000	RG			unsigned
	0	0x0000	DASH			unsigned
R0x53AC	**15:0**	**0x1A1B**	**PDAF_REC_REF (R/W)**			**unsigned**
	15:8	0x001A	REFB Format: u4.4			ufixed4
	7:0	0x001B	REFR Format: u4.4			ufixed4
R0x53AE	**15:0**	**0xB5D1**	**FACED_AUTODIR (R/W)**			**unsigned**
	15:10	0x002D	TH_WIDE If face angle is within this range (but not narrow range) then wide angle range will be used for further face search. E.g. if this threshold is 40 and face angle is 35 (0+35) then wide up range will be used. Recommended: 45			unsigned
	9:4	0x001D	TH_NARROW If face angle is within this range then narrow angle range will be used for further face search. E.g. if this threshold is 25 and face angle is 75 (90-15) then narrow right range will be used. Valid range is 0 (never use narrow range) to 45 (aggressive, use one of 4 narrow ranges whenever face with minimum confidence is detected). Note that when narrow range is used, face detection engine only reports angles +- 30 (although faces of at least +- 45 are detected). Recommended: 29 (better tracking) - 45 (better performance)			unsigned
	3:1	X	Undefined			
	0	0x0001	EN Enable automatic face direction narrowing.			unsigned

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x53B0	**15:0**	**0x0280**	**FACED_TRACK_SPEED (R/W)**			**ufixed8**
	Maximum speed of movement allowed for tracked faces. Algorithm will assume that face is matches the one in tracking database if distance is less than specified in this register. Value is in unit of face sizes per second - 1.0 means face can move for one diameter per second. Format: u8.8					
R0x53B2	**15:0**	**0x40C0**	**FACED_TRACK_NOISE (R/W)**			**unsigned**
	15:8	0x0040	FILTER If distance (relative to face size) is below this value then detected face is filtered with tracked face. The closer the detected face is to tracked face the more it will be filtered ((1 - distance) * tracked_face + distance * detected_face). Format: u0.8			ufixed8
	7:0	0x00C0	MAX Maximum distance (relative to face size) between detected and tracked face to consider them as match. If beyond this threshold then detected face is considered a new face. Note: This register is not meant to accommodate for actual face movement - see faced_track_speed register for movement handling. Format: u0.8			ufixed8
R0x53B4	**15:0**	**0x005F**	**FLARE_CTRL (R/W)**			**unsigned**
	15:9	X	Undefined			
	8	0x0000	PURPLE_FLARE_DETECT This bit enable detection of purple flare by using AWB statistics.			unsigned
	7	X	Undefined			
	6	0x0001	PRECOMPENSATION This bit enable precompensation of flare. Precompensation is removing of chrominance flare on the input of the image pipeline before any processing. It is required for sensors with strong color flare.			unsigned
	5:4	0x0001	TYPE This field defines type of RGB Flare algorithm (black balance): 0 = RGB histogram algorithm (obsolete) 1 = Threshold RGB sum algorithm			unsigned
	3:0	0x000F	MODE This field defines Flare mode: 0 = Disabled (No flare compensation, algorithm turned off) 1 = Manual detect (Output values of detect part of the algorithm are overwritten with manual values from flare_manual_level[3:0] registers) 2 = Manual correct (Output values of correct part of the algorithm are overwritten with manual values from flare_manual_level[3:0] registers) 4 = Freeze mode (Both detection and correction parts are locked, no change in any output parameter) 15 = Auto			unsigned
R0x53B6	**15:0**	**0x00CD**	**FLARE_SPEED (R/W)**			**fixed8**
	Flare convergence speed parameter which controls output low-pass filter. Higher value results in faster convergence. Format: s7.8					
R0x53B8	**15:0**	**0x0000**	**FLARE_DEFAULTR_0 (R/W)**			**fixed12**
	Flare default ratio to be subtracted in s3.12 format for red, green and blue channel respectively. Default flare ratio is applied when no black object is found in the scene. Format: s3.12					
R0x53BA	**15:0**	**0x0000**	**FLARE_DEFAULTR_1 (R/W)**			**fixed12**
	Flare default ratio to be subtracted in s3.12 format for red, green and blue channel respectively. Default flare ratio is applied when no black object is found in the scene. Format: s3.12					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x53BC	**15:0**	**0x0000**	**FLARE_DEFAULTR_2 (R/W)**			**fixed12**
	Flare default ratio to be subtracted in s3.12 format for red, green and blue channel respectively. Default flare ratio is applied when no black object is found in the scene. Format: s3.12					
R0x53BE	**15:0**	**0x0199**	**FLARE_MAXR (R/W)**			**fixed12**
	Maximum allowed flare level in s3.12 format. If represents upper clip value for Statistics Flare levels. Format: s3.12					
R0x53C0	**15:0**	**0x0333**	**FLARE_OFFR (R/W)**			**fixed12**
	Black Statistics Flare level in s3.12 format at which detection of level of black starts to turn off. It is assumed that there is no black object in the scene and pre-calibrated default values (FLARE_DEFAULTR[2:0]) are used for flare compensation. Format: s3.12					
R0x53C2	**15:0**	**0x0199**	**FLARE_OFFR_REGION (R/W)**			**fixed12**
	Size of flare off transition region in s3.12 format. When Black Statistics Flare level exceed sum of FLARE_OFFR and FLARE_OF-FR_REGION, pre-calibrated default values (FLARE_DEFAULTR[2:0]) are fully used for flare compensation. Format: s3.12					
R0x53C4	**15:0**	**0x00CC**	**FLARE_MAX_RG (R/W)**			**fixed12**
	Maximum allowed red to green flare ratio. If exceeded, red flare will be clipped to maximum value. Increase to allow more reddish flare. Format: s3.12					
R0x53C6	**15:0**	**0xFF34**	**FLARE_MIN_RG (R/W)**			**fixed12**
	Minimum allowed red to green flare ratio. If lower, red flare will be clipped to minimum value. Reduce to allow more cyan flare. Format: s3.12					
R0x53C8	**15:0**	**0x00CC**	**FLARE_MAX_BG (R/W)**			**fixed12**
	Maximum allowed blue to green flare ratio. If exceeded, blue flare will be clipped to maximum value. Increase to allow more bluish flare. Format: s3.12					
R0x53CA	**15:0**	**0xFF34**	**FLARE_MIN_BG (R/W)**			**fixed12**
	Minimum allowed blue to green flare ratio. If lower, blue flare will be clipped to minimum value. Reduce to allow more yellow flare. Format: s3.12					
R0x53CC	**15:0**	**0x001A**	**FLARE_ALLOWED_CUTR (R/W)**			**fixed14**
	Relative number of allowed cut pixels in s1.14 format. Cut pixel is pixel with value bellow FLARE_IUT_OFFSET after flare com-pensation. Increase to make cut region larger. Format: s1.14					
R0x53CE	**15:0**	**0x028F**	**FLARE_OUTL_W (R/W)**			**fixed12**
	Luminance Flare Compensation method weight. If set to 1.0, all common RGB flare will be compensated with luminance Flare Com-pensation. Format: s3.12					
R0x53D0	**15:0**	**0x0000**	**FLARE_OUT_OFFSET (R/W)**			**signed**
	15	X	Undefined			
	14:0	0x0000	FLARE_OUT_OFFSET Output level of black after flare compensation. Higher value will result in black object to have higher pedestal. Format: s14			signed
	Output level of black after flare compensation. Higher value will result in black object to have higher pedestal.					
R0x53D2	**15:0**	**0x0000**	**FLARE_MANUAL_LEVEL_0 (R/W)**			**fixed14**
	Manual flare levels for R, G, B and L channel respectively. Values overwrite detected flare levels in Manual Detect Mode and correct flare levels in Manual Correct Mode. Format: s1.14					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x53D4	15:0	0x0000	FLARE_MANUAL_LEVEL_1 (R/W)			fixed14
	Manual flare levels for R, G, B and L channel respectively. Values overwrite detected flare levels in Manual Detect Mode and correct flare levels in Manual Correct Mode. Format: s1.14					
R0x53D6	15:0	0x0000	FLARE_MANUAL_LEVEL_2 (R/W)			fixed14
	Manual flare levels for R, G, B and L channel respectively. Values overwrite detected flare levels in Manual Detect Mode and correct flare levels in Manual Correct Mode. Format: s1.14					
R0x53D8	15:0	0x0000	FLARE_MANUAL_LEVEL_3 (R/W)			fixed14
	Manual flare levels for R, G, B and L channel respectively. Values overwrite detected flare levels in Manual Detect Mode and correct flare levels in Manual Correct Mode. Format: s1.14					
R0x53DA	15:0	0x0000	FLARE_MANUAL_PRECLEVEL_0 (R/W)			fixed14
	Manual flare levels for R, G and B channel respectively. Values overwrite pre-compensation correct flare levels in Manual Correct Mode. Format: s1.14					
R0x53DC	15:0	0x0000	FLARE_MANUAL_PRECLEVEL_1 (R/W)			fixed14
	Manual flare levels for R, G and B channel respectively. Values overwrite pre-compensation correct flare levels in Manual Correct Mode. Format: s1.14					
R0x53DE	15:0	0x0000	FLARE_MANUAL_PRECLEVEL_2 (R/W)			fixed14
	Manual flare levels for R, G and B channel respectively. Values overwrite pre-compensation correct flare levels in Manual Correct Mode. Format: s1.14					
R0x53E0	15:0	0x0000	FLARE_MANUAL_LIFT (R/W)			fixed14
	Manual flare lift offset. Manual flare lift value. It is offset, added at the beginning of the image pipeline, after white balance gains. Value overwrites Flare Correct lift level in Manual Correct Mode. Format: s1.14					
R0x53E2	15:0	0x0000	FLARE_MIN_LIFT (R/W)			fixed14
	Minimum flare lift value. If lift requested from flare algorithm goes bellow threshold, it gets clipped. Difference between applied and requested lift is compensated along with flare compensation. Therefore value has no direct impact on flare algorithm or output image level. It is set to prevent clipping of negative values before denoise filtering. Format: s1.14					
R0x53E4	15:0	0x00CC	FLARE_OFFR_VAR (R/W)			fixed12
	Variance of Statistics Flare levels as amount of average image luminance in s3.12 format at which detection of level of black starts to turn off. It is assumed that there is no black object in the scene and pre-calibrated default values (FLARE_DEFAULTR[2:0]) are used for flare compensation. Format: s3.12					
R0x53E6	15:0	0x00CC	FLARE_OFFR_VAR_REGION (R/W)			fixed12
	Size of flare variance off transition region in s3.12 format. When Black Statistics Flare level exceed sum of FLARE_OFFR and FLARE_OFFR_REGION, pre-calibrated default values (FLARE_DEFAULTR[2:0]) are fully used for flare compensation. Format: s3.12					
R0x53E8	15:0	0x1000	FLARE_OUT_RG (R/W)			fixed12
	Value defines red to green ratio of output level of black. Higher value will result in more reddish output black. Format: s3.12					
R0x53EA	15:0	0x1000	FLARE_OUT_BG (R/W)			fixed12
	Value defines blue to green ratio of output level of black. Higher value will result in more bluish output black. Format: s3.12					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x543E	**15:0**	**0x0000**	**CALIB_CTRL (R/W)**			**unsigned**
	15	0x0000	GEN_LSC_ADJ To be used on a golden module when production line calibration condition is different than golden calibration. Generate the LSC calibration adjustment table that can then be used for lsc_table_*_adj for other modules. This adjustment table is then used on top of the in-module table to match the LSC result of golden calibration flow.			unsigned
	14	0x0000	READ Read and apply calibration. This bit is automatically cleared when calibration is applied.			unsigned
	13:11	X	Undefined			
	10	0x0000	AF_EEPROM Read auto focus calibration from sensor EEPROM (record type 0x31 and 0x32).			unsigned
	9	0x0000	WP_EEPROM Read white point calibration from sensor EEPROM (record type 0x37).			unsigned
	8	0x0000	LSC_EEPROM Read LSC calibration from sensor EEPROM (record type 0x11).			unsigned
	7:3	X	Undefined			
	2	0x0000	AF_OTPM Read auto focus calibration from sensor OTPM (record type 0x31 and 0x32).			unsigned
	1	0x0000	WP_OTPM Read white point calibration from sensor OTPM (record type 0x37).			unsigned
	0	0x0000	LSC_OTPM Read LSC calibration from sensor OTPM (record type 0x11).			unsigned
R0x5440	**15:0**	**0x3C0E**	**FLICK_CTRL (R/W)**			**unsigned**
	15:8	0x003C	FREQ This field is used to select frequency if forced correction is selected.			unsigned
	7	X	Undefined			
	6	0x0000	ETC_IHDR_UP If this bit is set in iHDR mode and short exposure time is below flicker period then flicker on short exposure will be corrected on short by increasing it (at the cost of dynamic range).			unsigned
	5	0x0000	ETC_DIS If this bit is set flicker correction will not change exposure time and will attempt to adjust frame time instead.			unsigned
	4	0x0000	FRC_OVERRIDE_MAX_ET If this bit is set Flicker can set frame time longer than max exposure time and reduce the frame rate.			unsigned
	3	0x0001	FRC_OVERRIDE_UPPER_ET If this bit is set Flicker can set frame time longer than upper exposure time and reduce the frame rate.			unsigned
	2	0x0001	FRC_EN If this bit is set Flicker can reduce frame rate to mitigate flicker.			unsigned
	1:0	0x0002	MODE Flicker mode: 0x0 = Disabled. 0x1 = Force correction specified in "freq" field; 0x2 = Auto detect flicker.			unsigned

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x5442	**15:0**	**0x0800**	**FLICK_BV_THRESHOLD (R/W)**			**fixed8**
	Above this threshold FD is not executed (outdoor). Format: s7.8					
R0x5444	**15:0**	**0x0100**	**FLICK_UTH (R/W)**			**fixed8**
	Upper Flicker BV Threshold (increasing). Format: s7.8					
R0x5446	**15:0**	**0x0166**	**FLICK_LTH (R/W)**			**fixed8**
	Lower Flicker BV Threshold (decreasing). Format: s7.8					
R0x5448	**15:0**	**0x0006**	**FLICK_LOCK (R/W)**			**unsigned**
	15:8	X	Undefined			
	7:0	0x0006	FLICK_LOCK Number of FD samples. Increase for better robustness, decrease for better speed.			unsigned
R0x544A	**15:0**	**0x0003**	**FLICK_FOUND (R/W)**			**unsigned**
	15:8	X	Undefined			
	7:0	0x0003	FLICK_FOUND Number of hits needed. Increase for better robustness.			unsigned
R0x544C	**15:0**	**0x0000**	**CLS_MIN_PATH (R/W)**			**unsigned**
	15:3	X	Undefined			
	2:0	0x0000	CLS_MIN_PATH Lens shading chroma adaptation path min. delta.			unsigned
	Lens shading chroma adaptation path min. delta.					
R0x544E	**15:0**	**0x0000**	**CLS_AGRESS_DIRECT (R/W)**			**fixed9**
	15:13	X	Undefined			
	12:0	0x0000	CLS_AGRESS_DIRECT Lens shading chroma adaptation aggressiveness for direct connections. Format: s3.9			fixed9
	Lens shading chroma adaptation aggressiveness for direct connections. Format: s3.9					
R0x5450	**15:0**	**0x0000**	**FLICK_MAX_TV_INCREASE (R/W)**			**fixed8**
	When exposure time should be shorter than flicker period, flicker will normally not be fixed by aligning exposure, because that means image will be overexposed. By setting this register user can decide to allow certain level of overexposure to remove flicker in such conditions. Value is in log2 format. Note that ATM might work against this since it will detect more saturated pixels and push exposure back down. Format: s7.8					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x5454	**15:0**	**0x0000**	**SCENE_CTRL (R/W)**			**unsigned**
	15:8	X	Undefined			
	7:0	0x0000	MODE This field sets the active scene mode or enables auto scene mode selection: 0x00 = Normal 0x01 = Portrait 0x02 = Landscape 0x03 = Sport 0x04 = Close-up 0x05 = Night 0x06 = Twilight 0x07 = Backlight 0x08 = High sensitive mode 0x09 = Night Portrait 0x0a = Beach 0x0b = Document 0x0c = Party 0x0d = Fireworks 0x0e = Sunset 0xff = Auto scene detection; scene_mode register contains currently selected mode			unsigned
R0x5456	**15:0**	**0x0080**	**SCENE_SPEED (R/W)**			**fixed8**
			Scene detection convergence speed / sec. Increase to make scene detection converge speed faster. Format: s7.8			
R0x5458	**15:0**	**0x119A**	**SCENE_HYSTERESIS (R/W)**			**fixed12**
			Scene detection hysteresis. Decrease to make scene detection switching faster. Format: s3.12			
R0x545A	**15:0**	**0x09C4**	**SCENE_DETECT_TH (R/W)**			**unsigned**
			This register specify the scene detection threshold for normal mode.			
R0x545C	**15:0**	**0x0082**	**SCENE_MACRO_POS (R/W)**			**unsigned**
			This register defines the macro mode AF position threshold (above this Af position, macro mode will be detected).			
R0x545E	**15:0**	**0x0700**	**SCENE_OUTDOOR_BV (R/W)**			**fixed8**
			This register defines the minimal brightness value for outdoor mode. Format: s7.8			
R0x5460	**15:0**	**0x1770**	**SCENE_OUTDOOR_TEMP (R/W)**			**unsigned**
			This register defines the minimal AWB temperature for outdoor mode.			
R0x5462	**15:0**	**0x0400**	**SCENE_INDOOR_BV (R/W)**			**fixed8**
			This register defines the maximal brightness value for indoor mode. Format: s7.8			
R0x5464	**15:0**	**0x1194**	**SCENE_INDOOR_TEMP (R/W)**			**unsigned**
			This register defines the maximal AWB temperature for indoor mode.			
R0x5466	**15:0**	**0x0000**	**CLS_ORDER_HYSTERESIS (R/W)**			**fixed12**
			Lens shading chroma adaptation hysteresis. Format: s3.12			
R0x5468	**15:0**	**0x0100**	**SCENE_NIGHT_BV (R/W)**			**fixed8**
			This register defines the max. brightness value for night mode. Format: s7.8			
R0x546A	**15:0**	**0x1000**	**SCENE_BIAS_0 (R/W)**			**fixed12**
			Scene detection bias parameters for normal, night, portrait, night portrait, outdoor, indoor and macro modes, respectively. Format: s3.12			

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x546C	**15:0**	**0x1000**	**SCENE_BIAS_1 (R/W)**			**fixed12**
	Scene detection bias parameters for normal, night, portrait, night portrait, outdoor, indoor and macro modes, respectively. Format: s3.12					
R0x546E	**15:0**	**0x1000**	**SCENE_BIAS_2 (R/W)**			**fixed12**
	Scene detection bias parameters for normal, night, portrait, night portrait, outdoor, indoor and macro modes, respectively. Format: s3.12					
R0x5470	**15:0**	**0x1000**	**SCENE_BIAS_3 (R/W)**			**fixed12**
	Scene detection bias parameters for normal, night, portrait, night portrait, outdoor, indoor and macro modes, respectively. Format: s3.12					
R0x5472	**15:0**	**0x1800**	**SCENE_BIAS_4 (R/W)**			**fixed12**
	Scene detection bias parameters for normal, night, portrait, night portrait, outdoor, indoor and macro modes, respectively. Format: s3.12					
R0x5474	**15:0**	**0x0E00**	**SCENE_BIAS_5 (R/W)**			**fixed12**
	Scene detection bias parameters for normal, night, portrait, night portrait, outdoor, indoor and macro modes, respectively. Format: s3.12					
R0x5476	**15:0**	**0x1000**	**SCENE_BIAS_6 (R/W)**			**fixed12**
	Scene detection bias parameters for normal, night, portrait, night portrait, outdoor, indoor and macro modes, respectively. Format: s3.12					
R0x5486	**15:0**	**0x0045**	**PDAF_CTRL (R/W)**			**unsigned**
	15	X	Undefined			
	14:7	0x0000	SUM_CNT Number of pixels to sum before saving to statistics.			unsigned
	6:4	0x0004	SHIFT Downshift by how many bits before saving (default = 4, 12bit->8bit).			unsigned
	3:2	0x0001	SAVE_MODE 0 = saving disabled 1 = save, clip to 8bit (default) 2 = save, use companding_2_down 3 = save, sum to dump, save dump every count pixels			unsigned
	1:0	0x0001	ENABLE 0 = disabled 1 = line pattern: horizontal lines, using y offset, y spacing			unsigned
R0x5498	**15:0**	**0x0000**	**LSC_TABLE_Y_LTM_ADR (R/W)**			**unsigned**
	This register points to LSC tables which defines 16x16 multipliers for luminance used by LSC correction when done at LTM stage. If not set then FW will upsample lsc_table_y_adr table instead.					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x549A	**15:0**	**0x0000**	**LSC_CTRL (R/W)**			**unsigned**
	15	0x0000	CLS_AGRESS_RADIUS_BOUND When set, the auto color lens shading will be sanity-check bounded based on cls_agress register based or radius.			unsigned
	14	0x0000	MANUAL_TEMP When set the lens shading tables will use the LSC_MANU-AL_TEMP register.			unsigned
	13	0x0000	CLS_BOUND When set, the auto color lens shading will be bounded based on cls_g_delta, cls_r_min, cls_r_max, cls_b_min and cls_b_max regis-ters.			unsigned
	12	0x0000	CLS_UNLOCK When set the color lens shading will be automatically applied after LSC table. 0x0 = Auto-CLS lens shading is locked 0x1 = Auto-CLS lens shading (post-process) is enabled			unsigned
	11	0x0000	CLS_MEDIAN			unsigned
	10	0x0000	CLS_ALG			unsigned
	9:8	0x0000	LUMA_MODE Global Luma correction mode: 0x0 = global luma correction is disabled 0x1 = global luma correction is locked (keep current value; only applicable when used with rb_mode and g1g2_mode locked) 0x2 = global luma is corrected using table in LSC_TABLE_Y_ADR 0x3 = global luma is corrected using LSC_CAL-IB_LUMA_FALLOFF			unsigned
	7:6	0x0000	G1G2_AUTO 0x0 = global G1G2 auto correction is disabled 0x1 = global G1G2 auto correction is locked (keep current value) 0x2 = global G1G2 auto correction is enabled (LSC_CTRL[CLS] must be set).			unsigned
	5:4	0x0000	G1G2_MODE Global G1-G2 correction mode: 0x0 = global G1G2 correction is disabled 0x1 = global G1G2 correction is locked (keep current value) 0x2 = global G1G2 is applied using LSC_TABLE_G_ADR; con-verge immediately 0x3 = global G1G2 is applied using LSC_TABLE_G_ADR			unsigned
	3:2	0x0000	RB_AUTO 0x0 = global R, B auto correction is disabled 0x1 = global R, B auto correction is locked (keep current value) 0x2 = global R, B auto correction is enabled using comparison algo-rithm (LSC_CTRL[CLS] must be set). 0x3 = global R, B auto correction is enabled using paths algorithm (LSC_CTRL[CLS] must be set).			unsigned
	1:0	0x0000	RB_MODE Global R, B correction mode: 0x0 = global R, B correction is disabled 0x1 = global R, B correction is locked (keep current value) 0x2 = global R, B is applied using LSC_TABLE_RB_ADR; con-verge immediately 0x3 = global R, B is applied using LSC_TABLE_RB_ADR			unsigned
R0x549C	**15:0**	**0x1388**	**LSC_MANUAL_TEMP (R/W)**			**unsigned**
	This register is a low-pass filtered AWB_TEMP register.					
R0x549E	**15:0**	**0x0400**	**LSC_SPEED (R/W)**			**fixed12**
	Lens shading speed. This register defines a LSC LPF speed, increase for faster convergence. Format: s3.12					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x54A0	**15:0**	**0x1000**	**LSC_LUMA_FALLOFF (R/W)**			**fixed12**
	Wanted lens shading luma correction strength. This register defines a luma falloff in the corners. Note that falloff is in linear space; lsc_luma_falloff = final_falloff ^ 2.22. Format: s3.12					
R0x54A2	**15:0**	**0x1000**	**LSC_CALIB_LUMA_FALLOFF (R/W)**			**fixed12**
	Actual lens shading luma correction strength determined during calibration. This register defines a luma falloff in the corners. Note that falloff is in linear space. Format: s3.12					
R0x54A4	**15:0**	**0x01F4**	**LSC_SMALL_STEP_FILTER (R/W)**			**signed**
R0x54A6	**15:0**	**0x0000**	**CLS_CONN_POINTER (R/W)**			**unsigned**
	Pointer to Auto-CLS Connection Array in scratchpad. If this field is 0, no data will be copied.					
R0x54A8	**15:0**	**0x1000**	**LSC_LUMA_SCALE (R/W)**			**fixed12**
	Format: s3.12					
R0x54AA	**15:0**	**0x0000**	**LSC_TABLE_RB_ADR (R/W)**			**unsigned**
	This register points to LSC tables which defines 7x7 multipliers for red and blue color channels.					
R0x54AC	**15:0**	**0x0000**	**LSC_TABLE_G_ADR (R/W)**			**unsigned**
	This register points to LSC tables which defines 7x7 multipliers for two green color channels.					
R0x54AE	**15:0**	**0x0000**	**LSC_TABLE_Y_ADR (R/W)**			**unsigned**
	This register points to LSC table which defines 7x7 multipliers for luma channel.					
R0x54B0	**15:0**	**0x0001**	**ALC_LPF2_SNAP (R/W)**			**fixed9**
	15:13	X	Undefined			
	12:0	0x0001	ALC_LPF2_SNAP Auto-CLS auto lens shading snap speed. This register defines a Auto-CLS LPF snap speed, increase for faster convergence. Format: s3.9			fixed9
	Auto-CLS auto lens shading snap speed. This register defines a Auto-CLS LPF snap speed, increase for faster convergence. Format: s3.9					
R0x54B2	**15:0**	**0x0147**	**CLS_SPEED (R/W)**			**fixed12**
	Auto-CLS auto lens shading speed. This register defines a Auto-CLS LPF speed, increase for faster convergence. Format: s3.12					
R0x54B4	**15:0**	**0x0066**	**CLS_AGRESS (R/W)**			**fixed9**
	15:13	X	Undefined			
	12:0	0x0066	CLS_AGRESS Lens shading chroma adaptation aggressiveness. Format: s3.9			fixed9
	Lens shading chroma adaptation aggressiveness. Format: s3.9					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x54B6	**15:0**	**0x0020**	**CLS_MIN_CONN_AX_CONN (R/W)**			**unsigned**
	15:13	X	Undefined			
	12:8	0x0000	CLS_MIN_CONN Lens shading chroma adaptation min connections threshold (must be between 1 and 36).			unsigned
	7:6	X	Undefined			
	5:0	0x0020	CLS_MAX_CONN Lens shading chroma adaptation max. connections threshold (must be between 1 and 36).			unsigned
	Lens shading chroma adaptation max. connections threshold (must be between 1 and 36).					
R0x54B8	**15:0**	**0x0800**	**CLS_G_DELTA (R/W)**			**fixed12**
	Lens shading green channel difference adaptation delta (global). Format: s3.12					
R0x54BA	**15:0**	**0x0800**	**CLS_R_MIN (R/W)**			**fixed12**
	Lens shading red channel adaptation negative delta (radial). Format: s3.12					
R0x54BC	**15:0**	**0x0800**	**CLS_R_MAX (R/W)**			**fixed12**
	Lens shading red channel adaptation positive delta (radial). Format: s3.12					
R0x54BE	**15:0**	**0x0800**	**CLS_B_MIN (R/W)**			**fixed12**
	Lens shading blue channel adaptation negative delta (radial). Format: s3.12					
R0x54C0	**15:0**	**0x0800**	**CLS_B_MAX (R/W)**			**fixed12**
	Lens shading blue channel adaptation positive delta (radial). Format: s3.12					
R0x54C2	**15:0**	**0x0008**	**CLS_LOCK_CONN (R/W)**			**signed**
	15:6	X	Undefined			
	5:0	0x0008	CLS_LOCK_CONN Lens shading chroma adaptation lock # connections threshold (must be between 0 and 36 or -36 to disable the reliability LPF). Format: s5			signed
	Lens shading chroma adaptation lock # connections threshold (must be between 0 and 36 or -36 to disable the reliability LPF).					
R0x54C4	**15:0**	**0x0000**	**CLS_CONF_POINTER (R/W)**			**unsigned**
	Pointer to Auto-CLS Confidence Array in scratchpad. If this field is 0, no data will be copied.					
R0x54C6	**15:0**	**0x2999**	**CLS_PATH_W (R/W)**			**fixed14**
	Auto-CLS Path search weight according to standard search. Format: s1.14					
R0x54C8	**31:0**	**0x00000000**	**AUTO_DELAY (R/W)**			**unsigned**
R0x54CC	**15:0**	**0x0000**	**CLS_SAT_TH (R/W)**			**unsigned**
	CLS will skip zones that have bigger G value than this register. Has to be set in HP basic init and must not be changed.					
R0x54CE	**15:0**	**0x0000**	**OTP_LSC_DATA_IMG_WIDTH (R/W)**			**unsigned**
	Needed for calculation of LSC arrays from OTP.					
R0x54D0	**15:0**	**0x0000**	**OTP_LSC_DATA_IMG_HEIGHT (R/W)**			**unsigned**
	Needed for calculation of LSC arrays from OTP.					
R0x54D2	**15:0**	**0x0000**	**OTP_LSC_DATA_XY_DIV (R/W)**			**unsigned**
	Needed for calculation of LSC arrays from OTP.					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x54D4	15:0	0x0000	LSC_TABLE_RB_SEC_ADR (R/W)			unsigned
	This register points to LSC tables which defines 7x7 multipliers for red and blue color channels for secondary image in 3D mode.					
R0x54D6	15:0	0x0000	LSC_TABLE_G_SEC_ADR (R/W)			unsigned
	This register points to LSC tables which defines 7x7 multipliers for two green color channels for secondary image in 3D mode.					
R0x54D8	15:0	0x0000	LSC_TABLE_Y_SEC_ADR (R/W)			unsigned
	This register points to LSC table which defines 7x7 multipliers for luma channel for secondary image in 3D mode.					
R0x54DA	15:0	0x0000	LSC_TABLE_RB_ADJ_ADR (R/W)			unsigned
	This register points to LSC tables which defines 7x7 multipliers for red and blue color channels adjustment (used when production per module calibration needs adjustment).					
R0x54DC	15:0	0x0000	LSC_TABLE_G_ADJ_ADR (R/W)			unsigned
	This register points to LSC tables which defines 7x7 multipliers for two green color channels adjustment (used when production per module calibration needs adjustment).					
R0x54DE	15:0	0x0000	LSC_TABLE_Y_ADJ_ADR (R/W)			unsigned
	This register points to LSC table which defines 7x7 multipliers for luma channel adjustment (used when production per module calibration needs adjustment).					
R0x54E0	15:0	0x0000	AWB_CALIB_3D_DIFF_QX (R/W)			fixed12
	This register specifies white point difference between sensors in 3D (dual sensor) mode. Format: s3.12					
R0x54E2	15:0	0x0000	AWB_CALIB_3D_DIFF_QY (R/W)			fixed12
	This register specifies white point difference between sensors in 3D (dual sensor) mode. Format: s3.12					
R0x54E4	15:0	0xF1EC	PURPLE_FLARE_GAMUT_0 (R/W)			fixed12
	This registers specify the purple flare gamut in qx/qy color space. Format: s3.12					
R0x54E6	15:0	0xF267	PURPLE_FLARE_GAMUT_1 (R/W)			fixed12
	This registers specify the purple flare gamut in qx/qy color space. Format: s3.12					
R0x54E8	15:0	0x8000	PURPLE_FLARE_GAMUT_2 (R/W)			fixed12
	This registers specify the purple flare gamut in qx/qy color space. Format: s3.12					
R0x54EA	15:0	0x119A	PURPLE_FLARE_GAMUT_3 (R/W)			fixed12
	This registers specify the purple flare gamut in qx/qy color space. Format: s3.12					
R0x54EC	15:0	0xFF34	PURPLE_FLARE_GAMUT_4 (R/W)			fixed12
	This registers specify the purple flare gamut in qx/qy color space. Format: s3.12					
R0x54EE	15:0	0x7FFF	PURPLE_FLARE_GAMUT_5 (R/W)			fixed12
	This registers specify the purple flare gamut in qx/qy color space. Format: s3.12					
R0x54F0	15:0	0xF19D	PURPLE_FLARE_GAMUT_6 (R/W)			fixed12
	This registers specify the purple flare gamut in qx/qy color space. Format: s3.12					
R0x54F2	15:0	0x7FFF	PURPLE_FLARE_GAMUT_7 (R/W)			fixed12
	This registers specify the purple flare gamut in qx/qy color space. Format: s3.12					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x54F4	15:0	0x0180	PURPLE_FLARE_GAMUT_SOFS (R/W)			fixed12
	This registers specify the offset for 3 additional purple flare gamuts to make detection smoother. Offset is added to original gamut specified with PURPLE_FLARE_GAMUT[0:7]. Format: s3.12					
R0x54F6	15:0	0x00C0	PURPLE_FLARE_SPEED (R/W)			fixed8
	This register specifies purple flare convergence speed parameter which controls output low-pass filter. Higher value results in faster convergence. Format: s7.8					
R0x54F8	15:0	0x0100	PURPLE_FLARE_SCORE_TH (R/W)			fixed8
	This registers specify the purple flare score threshold at which correction is started. Format: s7.8					
R0x54FA	15:0	0x00A4	PURPLE_FLARE_SCORE_K (R/W)			fixed12
	This registers specify the purple flare score coefficient. It defines correction slope for scores exceeding purple flare score threshold. Format: s3.12					
R0x54FC	15:0	0xF000	PURPLE_FLARE_OMEGA_OFS (R/W)			fixed12
	This registers specify purple flare correction (OMEGA_ALPHA) offset value. Format: s3.12					
R0x54FE	15:0	0x0100	PDAF_PDIFF_OFS_0 (R/W)			fixed8
	Format: s7.8					
R0x5500	15:0	0x0100	PDAF_PDIFF_OFS_1 (R/W)			fixed8
	Format: s7.8					
R0x5502	15:0	0x0100	PDAF_PDIFF_OFS_2 (R/W)			fixed8
	Format: s7.8					
R0x5504	15:0	0x0100	PDAF_PDIFF_OFS_3 (R/W)			fixed8
	Format: s7.8					
R0x5506	15:0	0x0100	PDAF_PDIFF_OFS_4 (R/W)			fixed8
	Format: s7.8					
R0x5508	15:0	0x0100	PDAF_PDIFF_OFS_5 (R/W)			fixed8
	Format: s7.8					
R0x550A	15:0	0x0100	PDAF_PDIFF_OFS_6 (R/W)			fixed8
	Format: s7.8					
R0x550C	15:0	0x0100	PDAF_PDIFF_OFS_7 (R/W)			fixed8
	Format: s7.8					
R0x550E	15:0	0x0100	PDAF_PDIFF_OFS_8 (R/W)			fixed8
	Format: s7.8					
R0x5510	15:0	0x0000	AWB_PEAK_WIDTH (R/W)			fixed12
	This registers specifies the width of the QX sliding window used to detect peak. Format: s3.12					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x5512	15:0	0x0000	CLS_BV_TH (R/W)			fixed8
	If this register is nonzero, CLS will not use previous table on big changes. Format: s7.8					
R0x5514	15:0	0x2999	CLS_PATH_FACTOR (R/W)			fixed12
	Auto-CLS Path search weight according to standard search. Format: s3.12					
R0x5516	15:0	0x0000	COGNIZE_GAMUT_SKIN_MIEXT (R/W)			ufixed8
	Amount of skin gamut extention when scene appear to contain multiple light sources. Format: u8.8					
R0x5518	15:0	0x0000	COGNIZE_GAMUT_SKIN_0 (R/W)			fixed12
	Skin color gamut relative to the scene white point. Format: s3.12					
R0x551A	15:0	0x0000	COGNIZE_GAMUT_SKIN_1 (R/W)			fixed12
	Skin color gamut relative to the scene white point. Format: s3.12					
R0x551C	15:0	0x0000	COGNIZE_GAMUT_SKIN_2 (R/W)			fixed12
	Skin color gamut relative to the scene white point. Format: s3.12					
R0x551E	15:0	0x0000	COGNIZE_GAMUT_SKIN_3 (R/W)			fixed12
	Skin color gamut relative to the scene white point. Format: s3.12					
R0x5520	15:0	0x0000	COGNIZE_GAMUT_SKIN_4 (R/W)			fixed12
	Skin color gamut relative to the scene white point. Format: s3.12					
R0x5522	15:0	0x0000	COGNIZE_GAMUT_SKIN_5 (R/W)			fixed12
	Skin color gamut relative to the scene white point. Format: s3.12					
R0x5524	15:0	0x0000	COGNIZE_GAMUT_SKIN_6 (R/W)			fixed12
	Skin color gamut relative to the scene white point. Format: s3.12					
R0x5526	15:0	0x0000	COGNIZE_GAMUT_SKIN_7 (R/W)			fixed12
	Skin color gamut relative to the scene white point. Format: s3.12					
R0x5538	15:0	0x1000	AWB_CC_SAT_R (R/W)			fixed12
	Changes the color conversion matrix saturation for red channel by this factor. Format: s3.12					
R0x553A	15:0	0x1000	AWB_CC_SAT_G (R/W)			fixed12
	Changes the color conversion matrix saturation for green channel by this factor. Format: s3.12					
R0x553C	15:0	0x1000	AWB_CC_SAT_B (R/W)			fixed12
	Changes the color conversion matrix saturation for blue channel by this factor. Format: s3.12					
R0x553E	15:0	0x0000	AWB_CALIB_RECALC (R/W)			unsigned
	This bit should be set if calibration data is updated in late stages of initialization to trigger recalculation. Each bit forces recalculation of one illuminant. Set all bits to recalculate all illuminants.					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x5540	**15:0**	**0x0003**	**PDAF_PROC_CTRL (R/W)**			**unsigned**
	15:3	X	Undefined			
	2	0x0000	LINE_AVG 0 = Line average correlation disabled 1 = Line average correlation enable			unsigned
	1	0x0001	WLPF2 0 = WLPF2 disabled 1 = WLPF2 enabled			unsigned
	0	0x0001	WLPF1 0 = WLPF1 disabled 1 = WLPF1 enabled			unsigned
R0x5542	**15:0**	**0x0220**	**PDAF_PROC_CC_CONF (R/W)**			**unsigned**
	15:8	0x0002	SPACING Correlation delta (shift) spacing in full resolution pixels.			unsigned
	7:0	0x0020	RANGE Correlation range in full resolution pixels. Total number of correlation data is 2*(range/spacing)+1.			unsigned
R0x5544	**15:0**	**0x0E10**	**PDAF_PROC_PPL (R/W)**			**signed**
R0x5546	**15:0**	**0xEB00**	**PDAF_PDIFF_COEF (R/W)**			**fixed8**
	Format: s7.8					
R0x5548	**15:0**	**0x009A**	**PDAF_PDIFF_FILTER_ABS_TH (R/W)**			**fixed8**
	Format: s7.8					
R0x554A	**15:0**	**0x0066**	**PDAF_PDIFF_FILTER_REL_TH (R/W)**			**fixed12**
	Format: s3.12					
R0x554C	**15:0**	**0x0000**	**PDAF_MIPI_ID (R/W)**			**unsigned**
	15:8	X	Undefined			
	7:6	0x0000	VC PDAF MIPI virtual channel.			unsigned
	5:0	0x0000	DT PDAF MIPI data type. For AR1337 sensor only data type set to 0x2b will produce 10-bit PDAF MIPI data.			unsigned
R0x554E	**15:0**	**0x1000**	**PURPLE_FLARE_OMEGA_MAX (R/W)**			**fixed12**
	This registers specify purple flare correction (OMEGA_ALPHA) maximum value. Format: s3.12					
R0x7000	**15:0**	**0x0000**	**BRIGHTNESS (R/W)**			**fixed12**
	This register defines the brightness value. This value is used to adjust the brightness in color correction module. Format: s3.12					
R0x7002	**15:0**	**0x0000**	**CONTRAST (R/W)**			**fixed12**
	This register defines the contrast value. This value is passed to ATM (Adaptive Tone Mapping) algorithm to adjust the settings of tone mapping module. Format: s3.12					
R0x7004	**15:0**	**0x0000**	**CONTRAST_BIAS (R/W)**			**fixed12**
	This register defines the contrast value. This value is passed to ATM (Adaptive Tone Mapping) algorithm to adjust the settings of tone mapping module. Format: s3.12					

Table 20. BASIC IQ REGISTERS

<table>
<tr><th>Register Hex</th><th>Bits</th><th>Default</th><th>Name</th><th>Clock Synced</th><th>Order Dependent</th><th>Data Type</th></tr>
<tr><td rowspan="2">R0x7006</td><td>15:0</td><td>0x1000</td><td>SATURATION (R/W)</td><td></td><td></td><td>fixed12</td></tr>
<tr><td colspan="6">This register defines the saturation bias value in s3.12 representation. This value is used to adjust the color gains in color conversion module. Bigger value means more saturated colors, lower value means less saturated colors.
0x0000 = Monochrome
0x0800 = Neutral
0x1000 = Standard
0x2000 = Vivid
Format: s3.12</td></tr>
<tr><td rowspan="2">R0x7008</td><td>15:0</td><td>0x1000</td><td>SATURATION_BIAS (R/W)</td><td></td><td></td><td>fixed12</td></tr>
<tr><td colspan="6">This register defines the saturation value. This value is used to adjust the color gains in color conversion module. Bigger value means more saturated colors, lower value means less saturated colors.
Format: s3.12</td></tr>
<tr><td rowspan="2">R0x700A</td><td>15:0</td><td>0x0000</td><td>GAMMA (R/W)</td><td></td><td></td><td>fixed12</td></tr>
<tr><td colspan="6">This register defines the context Preview/Snapshot gamma value. This value is used to calculate the configuration setting for the gamma engine. Value zero means very exact sRGB setting.
Format: s3.12</td></tr>
<tr><td rowspan="2">R0x700C</td><td>15:0</td><td>0x0000</td><td>DENOISE_VALUE (R/W)</td><td></td><td></td><td>fixed12</td></tr>
<tr><td colspan="6">This register controls the denoise strength application algorithm. This algorithm applies the denoise strength according to the scene brightness value and noise value of the sensor. Bigger values means more denoise, smaller values means less denoise.
Format: s3.12</td></tr>
<tr><td rowspan="2">R0x700E</td><td>15:0</td><td>0x0000</td><td>DENOISE_BIAS (R/W)</td><td></td><td></td><td>fixed12</td></tr>
<tr><td colspan="6">This register controls the denoise strength application algorithm. This algorithm applies the denoise strength according to the scene brightness value and noise value of the sensor. Bigger values means more denoise, smaller values means less denoise.
Format: s3.12</td></tr>
<tr><td rowspan="2">R0x7010</td><td>15:0</td><td>0x0000</td><td>SHARPEN_VALUE (R/W)</td><td></td><td></td><td>fixed12</td></tr>
<tr><td colspan="6">This register controls the sharpening strength application algorithm. This algorithm applies the sharpening strength according to the scene brightness value and noise value of the sensor. Bigger values mean more sharpening, smaller values means less sharpening.
Format: s3.12</td></tr>
<tr><td rowspan="2">R0x7012</td><td>15:0</td><td>0x0000</td><td>SHARPEN_BIAS (R/W)</td><td></td><td></td><td>fixed12</td></tr>
<tr><td colspan="6">This register controls the sharpening strength application algorithm. This algorithm applies the sharpening strength according to the scene brightness value and noise value of the sensor. Bigger values mean more sharpening, smaller values means less sharpening.
Format: s3.12</td></tr>
<tr><td rowspan="2">R0x7014</td><td>15:0</td><td>0x0080</td><td>NOISE_FLOOR (R/W)</td><td></td><td></td><td>fixed12</td></tr>
<tr><td colspan="6">This register controls the noise floor of the sensor.
Format: s3.12</td></tr>
<tr><td rowspan="2">R0x7016</td><td>15:0</td><td>0x0080</td><td>NOISE_ALPHA (R/W)</td><td></td><td></td><td>fixed8</td></tr>
<tr><td colspan="6">This register controls the noise coefficient (alpha) of the sensor.
Format: s7.8</td></tr>
</table>

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x7018	**31:0**	**0x000107F-F**	**BPC_ENABLE (R/W)**			**unsigned**
	31:17	X	Undefined			
	16	0x00000001	BE_DEN BPC denoise enable.			unsigned
	15	0x00000000	BE_LC Line column detection enable.			unsigned
	14	0x00000000	BE_LR Line row detection enable.			unsigned
	13	0x00000000	BE_DCORR_MED Double median correction enable.			unsigned
	12	0x00000000	BE_SGCORR_MED Single median gradient correction enable.			unsigned
	11	0x00000000	BE_SCORR_MED Single median correction enable.			unsigned
	10	0x00000001	BE_TAGGED Tagged defects enable.			unsigned
	9	0x00000001	BE_CC Single gradient detection enable.			unsigned
	8	0x00000001	BE_PF Paired flat detection enable.			unsigned
	7	0x00000001	BE_DU Double unmark detection enable.			unsigned
	6	0x00000001	BE_DC Double cross detection enable.			unsigned
	5	0x00000001	BE_DF Double flat detection enable.			unsigned
	4	0x00000001	BE_SC Single cross detection enable.			unsigned
	3	0x00000001	BE_SA Single avg detection enable.			unsigned
	2	0x00000001	BE_SG Single gradient detection enable.			unsigned
	1	0x00000001	BE_SE Single extreme detection enable.			unsigned
	0	0x00000001	BE_SF Single flat detection enable.			unsigned
R0x701C	**15:0**	**0x0005**	**BCC_REL_LO (R/W)**			**unsigned**
	15:4	X	Undefined			
	3:0	0x0005	BCC_REL_LO			unsigned
R0x701E	**15:0**	**0x0007**	**BCC_REL_HI (R/W)**			**unsigned**
	15:4	X	Undefined			
	3:0	0x0007	BCC_REL_HI			unsigned
R0x7020	**15:0**	**0x0010**	**BMG_BIAS (R/W)**			**unsigned**
	15:8	X	Undefined			
	7:0	0x0010	BMG_BIAS			unsigned

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x7022	**15:0**	**0x0008**	**BSF_SIGMA_LO (R/W)**			**ufixed4**
	15:8	X	Undefined			
	7:0	0x0008	BSF_SIGMA_LO BPC in-plane cold detection absolute threshold coefficient. This parameter should be used to tune the single cold bad pixel detection. Increase this to reduce the detection strength on flat areas. Format: u4.4			ufixed4
	BPC in-plane cold detection absolute threshold coefficient. This parameter should be used to tune the single cold bad pixel detection. Increase this to reduce the detection strength on flat areas. Format: u4.4					
R0x7024	**15:0**	**0x0008**	**BSF_SIGMA_HI (R/W)**			**ufixed4**
	15:8	X	Undefined			
	7:0	0x0008	BSF_SIGMA_HI BPC in-plane hot detection absolute threshold coefficient. This parameter should be used to tune the single hot bad pixel detection. Increase this to reduce the detection strength on flat areas. Format: u4.4			ufixed4
	BPC in-plane hot detection absolute threshold coefficient. This parameter should be used to tune the single hot bad pixel detection. Increase this to reduce the detection strength on flat areas. Format: u4.4					
R0x7026	**15:0**	**0x0010**	**BSE_MUL_LO (R/W)**			**ufixed4**
	15:8	X	Undefined			
	7:0	0x0010	BSE_MUL_LO Format: u4.4			ufixed4
	Format: u4.4					
R0x7028	**15:0**	**0x0010**	**BSE_MUL_HI (R/W)**			**ufixed4**
	15:8	X	Undefined			
	7:0	0x0010	BSE_MUL_HI Format: u4.4			ufixed4
	Format: u4.4					
R0x702A	**15:0**	**0x0010**	**BSG_SIGMA_LO (R/W)**			**ufixed4**
	15:8	X	Undefined			
	7:0	0x0010	BSG_SIGMA_LO BPC in-plane cold detection absolute threshold coefficient. This parameter should be used to tune the single cold bad pixel detection. Increase this to reduce the detection strength on gradient areas. Format: u4.4			ufixed4
	BPC in-plane cold detection absolute threshold coefficient. This parameter should be used to tune the single cold bad pixel detection. Increase this to reduce the detection strength on gradient areas. Format: u4.4					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x702C	**15:0**	**0x0010**	**BSG_SIGMA_HI (R/W)**			**ufixed4**
	15:8	X	Undefined			
	7:0	0x0010	BSG_SIGMA_HI BPC in-plane hot detection absolute threshold coefficient. This parameter should be used to tune the single hot bad pixel detection. Increase this to reduce the detection strength on gradient areas. Format: u4.4			ufixed4
			BPC in-plane hot detection absolute threshold coefficient. This parameter should be used to tune the single hot bad pixel detection. Increase this to reduce the detection strength on gradient areas. Format: u4.4			
R0x702E	**15:0**	**0x000C**	**BSG_UNCERTAIN_LO (R/W)**			**ufixed4**
	15:8	X	Undefined			
	7:0	0x000C	BSG_UNCERTAIN_LO BPC in-plane cold gradient detection coefficient. Increase to reduce the marking strength on region near edges. Format: u4.4			ufixed4
			BPC in-plane cold gradient detection coefficient. Increase to reduce the marking strength on region near edges. Format: u4.4			
R0x7030	**15:0**	**0x0010**	**BSG_UNCERTAIN_HI (R/W)**			**ufixed4**
	15:8	X	Undefined			
	7:0	0x0010	BSG_UNCERTAIN_HI BPC in-plane hot gradient detection coefficient. Increase to reduce the marking strength on region near edges. Format: u4.4			ufixed4
			BPC in-plane hot gradient detection coefficient. Increase to reduce the marking strength on region near edges. Format: u4.4			
R0x7032	**15:0**	**0x0003**	**BSC_NUM (R/W)**			**unsigned**
	15:3	X	Undefined			
	2:0	0x0003	BSC_NUM			unsigned
R0x7034	**15:0**	**0x00F8**	**BDC_MASK (R/W)**			**unsigned**
	15:8	X	Undefined			
	7:0	0x00F8	BDC_MASK			unsigned
R0x7036	**15:0**	**0x0010**	**BDF_SIGMA_LO (R/W)**			**ufixed4**
	15:8	X	Undefined			
	7:0	0x0010	BDF_SIGMA_LO BPC in-plane cold detection absolute threshold coefficient. This parameter should be used to tune the double cold bad pixel detection. Increase this to reduce the detection strength. Format: u4.4			ufixed4
			BPC in-plane cold detection absolute threshold coefficient. This parameter should be used to tune the double cold bad pixel detection. Increase this to reduce the detection strength. Format: u4.4			

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x7038	**15:0**	**0x0010**	**BDF_SIGMA_HI (R/W)**			**ufixed4**
	15:8	X	Undefined			
	7:0	0x0010	BDF_SIGMA_HI BPC in-plane hot detection absolute threshold coefficient. This parameter should be used to tune the double hot bad pixel detection. Increase this to reduce the detection strength. Format: u4.4			ufixed4
	BPC in-plane hot detection absolute threshold coefficient. This parameter should be used to tune the double hot bad pixel detection. Increase this to reduce the detection strength. Format: u4.4					
R0x703A	**15:0**	**0x0018**	**BPF_SIGMA_LO (R/W)**			**ufixed4**
	15:8	X	Undefined			
	7:0	0x0018	BPF_SIGMA_LO BPC in-plane cold detection absolute threshold coefficient. This parameter should be used to tune the paired cold bad pixel detection. Increase this to reduce the detection strength. Format: u4.4			ufixed4
	BPC in-plane cold detection absolute threshold coefficient. This parameter should be used to tune the paired cold bad pixel detection. Increase this to reduce the detection strength. Format: u4.4					
R0x703C	**15:0**	**0x0018**	**BPF_SIGMA_HI (R/W)**			**ufixed4**
	15:8	X	Undefined			
	7:0	0x0018	BPF_SIGMA_HI BPC in-plane hot detection absolute threshold coefficient. This parameter should be used to tune the paired hot bad pixel detection. Increase this to reduce the detection strength. Format: u4.4			ufixed4
	BPC in-plane hot detection absolute threshold coefficient. This parameter should be used to tune the paired hot bad pixel detection. Increase this to reduce the detection strength. Format: u4.4					
R0x703E	**15:0**	**0x0008**	**BCC_GRAD_LO_MIN (R/W)**			**ufixed3**
	15:5	X	Undefined			
	4:0	0x0008	BCC_GRAD_LO_MIN BPC cross-channel detection min gradient coefficient for cold pixels. Format: u2.3			ufixed3
	BPC cross-channel detection min gradient coefficient for cold pixels. Format: u2.3					
R0x7040	**15:0**	**0x000C**	**BCC_GRAD_LO_MAX (R/W)**			**ufixed3**
	15:5	X	Undefined			
	4:0	0x000C	BCC_GRAD_LO_MAX BPC cross-channel detection max gradient coefficient for cold pixels. Format: u2.3			ufixed3
	BPC cross-channel detection max gradient coefficient for cold pixels. Format: u2.3					
R0x7042	**15:0**	**0x0008**	**BCC_GRAD_HI_MIN (R/W)**			**ufixed3**
	15:5	X	Undefined			
	4:0	0x0008	BCC_GRAD_HI_MIN BPC cross-channel detection min gradient coefficient for hot pixels. Format: u2.3			ufixed3
	BPC cross-channel detection min gradient coefficient for hot pixels. Format: u2.3					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x7044	**15:0**	**0x000E**	**BCC_GRAD_HI_MAX (R/W)**			**ufixed3**
	15:5	X	Undefined			
	4:0	0x000E	BCC_GRAD_HI_MAX BPC cross-channel detection max gradient coefficient for hot pixels. Format: u2.3			ufixed3
	BPC cross-channel detection max gradient coefficient for hot pixels. Format: u2.3					
R0x7046	**15:0**	**0x0007**	**BCC0_TH_LO (R/W)**			**ufixed5**
	15:5	X	Undefined			
	4:0	0x0007	BCC0_TH_LO BPC cross-channel detection for unmarked cold pixels. Format: u0.5			ufixed5
	BPC cross-channel detection for unmarked cold pixels. Format: u0.5					
R0x7048	**15:0**	**0x0003**	**BCC1_TH_LO (R/W)**			**ufixed5**
	15:5	X	Undefined			
	4:0	0x0003	BCC1_TH_LO BPC cross-channel detection for marked cold pixels. Format: u0.5			ufixed5
	BPC cross-channel detection for marked cold pixels. Format: u0.5					
R0x704A	**15:0**	**0x0007**	**BCC0_TH_HI (R/W)**			**ufixed5**
	15:5	X	Undefined			
	4:0	0x0007	BCC0_TH_HI BPC cross-channel detection for unmarked hot pixels. Format: u0.5			ufixed5
	BPC cross-channel detection for unmarked hot pixels. Format: u0.5					
R0x704C	**15:0**	**0x0002**	**BCC1_TH_HI (R/W)**			**ufixed5**
	15:5	X	Undefined			
	4:0	0x0002	BCC1_TH_HI BPC cross-channel detection for marked hot pixels. Format: u0.5			ufixed5
	BPC cross-channel detection for marked hot pixels. Format: u0.5					
R0x704E	**15:0**	**0x000F**	**BCC_MASK (R/W)**			**unsigned**
	15:4	X	Undefined			
	3:0	0x000F	BCC_MASK			unsigned
R0x7050	**15:0**	**0x0002**	**BCC_GRAD_MIN (R/W)**			**ufixed5**
	15:5	X	Undefined			
	4:0	0x0002	BCC_GRAD_MIN Format: u0.5			ufixed5
	Format: u0.5					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x7052	**15:0**	**0x0004**	**BCC_2D_MIX (R/W)**			**ufixed2**
	15:3	X	Undefined			
	2:0	0x0004	BCC_2D_MIX Format: u1.2			ufixed2
	Format: u1.2					
R0x7054	**15:0**	**0x0004**	**BCC_GRAD_MIX (R/W)**			**ufixed2**
	15:3	X	Undefined			
	2:0	0x0004	BCC_GRAD_MIX Format: u1.2			ufixed2
	Format: u1.2					
R0x7056	**15:0**	**0x0014**	**BCC_NOISE_MIN (R/W)**			**ufixed10**
	15:10	X	Undefined			
	9:0	0x0014	BCC_NOISE_MIN Format: u0.10			ufixed10
	Format: u0.10					
R0x7058	**15:0**	**0x00D0**	**BLR_REL (R/W)**			**ufixed8**
	15:8	X	Undefined			
	7:0	0x00D0	BLR_REL This register defines relative threshold for bad row/col detection. Increase to reduce strength. Format: u0.8			ufixed8
	This register defines relative threshold for bad row/col detection. Increase to reduce strength. Format: u0.8					
R0x705A	**15:0**	**0x000E**	**BLR_GRADR (R/W)**			**ufixed4**
	15:5	X	Undefined			
	4:0	0x000E	BLR_GRADR This register defines BPC row strength on edge. Increase to reduce strength. Format: u1.4			ufixed4
	This register defines BPC row strength on edge. Increase to reduce strength. Format: u1.4					
R0x705C	**15:0**	**0x000E**	**BLR_GRADC (R/W)**			**ufixed4**
	15:5	X	Undefined			
	4:0	0x000E	BLR_GRADC This register defines BPC column strength on edge. Increase to re-duce strength. Format: u1.4			ufixed4
	This register defines BPC column strength on edge. Increase to reduce strength. Format: u1.4					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x705E	**15:0**	**0x0028**	**BLR_ABSR_LO (R/W)**			**ufixed12**
	15:12	X	Undefined			
	11:0	0x0028	BLR_ABSR_LO This register defines BPC row absolute strength for dark defects. Increase to reduce strength in darker areas. Format: u0.12			ufixed12
	This register defines BPC row absolute strength for dark defects. Increase to reduce strength in darker areas. Format: u0.12					
R0x7060	**15:0**	**0x0028**	**BLR_ABSR_HI (R/W)**			**ufixed12**
	15:12	X	Undefined			
	11:0	0x0028	BLR_ABSR_HI This register defines BPC row absolute strength for bright defects. Increase to reduce strength in darker areas. Format: u0.12			ufixed12
	This register defines BPC row absolute strength for bright defects. Increase to reduce strength in darker areas. Format: u0.12					
R0x7062	**15:0**	**0x0028**	**BLR_ABSC_LO (R/W)**			**ufixed12**
	15:12	X	Undefined			
	11:0	0x0028	BLR_ABSC_LO This register defines BPC row absolute strength for dark defects. Increase to reduce strength in darker areas. Format: u0.12			ufixed12
	This register defines BPC row absolute strength for dark defects. Increase to reduce strength in darker areas. Format: u0.12					
R0x7064	**15:0**	**0x0028**	**BLR_ABSC_HI (R/W)**			**ufixed12**
	15:12	X	Undefined			
	11:0	0x0028	BLR_ABSC_HI This register defines BPC row absolute strength for bright defects. Increase to reduce strength in darker areas. Format: u0.12			ufixed12
	This register defines BPC row absolute strength for bright defects. Increase to reduce strength in darker areas. Format: u0.12					
R0x7066	**15:0**	**0x0002**	**BPCDEN_SIGMA (R/W)**			**ufixed10**
	15:10	X	Undefined			
	9:0	0x0002	BPCDEN_SIGMA Denoise noise level absolute strength in u.10 format. Increase to remove more noise in darker areas. Format: u0.10			ufixed10
	Denoise noise level absolute strength in u.10 format. Increase to remove more noise in darker areas. Format: u0.10					
R0x7068	**15:0**	**0x0008**	**BPCTRI_SIGMA (R/W)**			**ufixed10**
	15:10	X	Undefined			
	9:0	0x0008	BPCTRI_SIGMA Denoise noise level absolute strength in u.10 format. Increase to remove more noise in darker areas. Format: u0.10			ufixed10
	Denoise noise level absolute strength in u.10 format. Increase to remove more noise in darker areas. Format: u0.10					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x706A	**15:0**	**0x0008**	**BPCDEN_BYP (R/W)**			**ufixed4**
	15:5	X	Undefined			
	4:0	0x0008	BPCDEN_BYP BPC denoise bypass. Increase to reduce the high-frequency denoise. Format: u1.4			ufixed4
	BPC denoise bypass. Increase to reduce the high-frequency denoise. Format: u1.4					
R0x706C	**15:0**	**0x0800**	**CCM_UNDEREXPOSURE_VALUE (R/W)**			**fixed12**
	Underexposure value before CCM. Value is compensated back after CCM. Format: s3.12					
R0x706E	**15:0**	**0x0440**	**TM_UNDEREXPOSURE_VALUE (R/W)**			**fixed12**
	Underexposure value before TM. Value is compensated back after TM. Format: s3.12					
R0x7070	**15:0**	**0x0130**	**PP_LUMA_RED (R/W)**			**fixed12**
	Processing luminance calculation red weight. Format: s3.12					
R0x7072	**15:0**	**0x0070**	**PP_LUMA_BLUE (R/W)**			**fixed12**
	Processing luminance calculation blue weight. Format: s3.12					
R0x7074	**15:0**	**0x8000**	**OMEGA_ALPHA (R/W)**			**fixed12**
	Omega-cap alpha. Increase to filter/remove more purple. Format: s3.12					
R0x7076	**15:0**	**0x0000**	**PP_LUMA_K1 (R/W)**			**fixed12**
	If nonzero, enables auto calculation for red and blue PP weight. Format: s3.12					
R0x7078	**15:0**	**0x0002**	**IHDR_CONF (R/W)**			**unsigned**
	15:6	X	Undefined			
	5:4	0x0000	STATS_L_MODE iHDR luminance statistics mode: 0x0 = weighted luma mode 0x1 = max mode 0x2 = green only mode			unsigned
	3	X	Undefined			
	2	0x0000	LONG_FIRST Field defines first requested exposure time. If set, long exposure time will be set first.			unsigned
	1:0	0x0002	LONG_YOFFSET Field defines offset of first long exposure time (T1) line on input sensor interface.			unsigned

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x707A	**15:0**	**0x003F**	**IHDR_ENABLE (R/W)**			**unsigned**
	15:6	X	Undefined			
	5	0x0001	OSMTH 0x0 = Output Smoothing is disabled 0x1 = Output Smoothing is enabled			unsigned
	4	0x0001	BHC 0x0 = Blue halo correction is disabled 0x1 = Blue halo correction is enabled			unsigned
	3	0x0001	MOTIONC 0x0 = Motion compensation is disabled 0x1 = Motion compensation is enabled			unsigned
	2	0x0001	SMOTION 0x0 = Small motion detection is disabled 0x1 = Small motion detection is enabled			unsigned
	1	0x0001	VFREQ 0x0 = Vertical frequency is disabled 0x1 = Vertical frequency is enabled			unsigned
	0	0x0001	PREMIX 0x0 = Pre-mixer is disabled 0x1 = Pre-mixer is enabled			unsigned
R0x707C	**15:0**	**0x005A**	**IHDR_BUSY_TH_ABS (R/W)**			**ufixed10**
	15:10	X	Undefined			
	9:0	0x005A	IHDR_BUSY_TH_ABS Busy (texture) area absolute threshold. Format: u0.10			ufixed10
	Busy (texture) area absolute threshold. Format: u0.10					
R0x707E	**15:0**	**0x0000**	**IHDR_BUSY_TH_REL (R/W)**			**ufixed6**
	15:6	X	Undefined			
	5:0	0x0000	IHDR_BUSY_TH_REL Busy (texture) area luminance relative threshold. Format: u0.6			ufixed6
	Busy (texture) area luminance relative threshold. Format: u0.6					
R0x7080	**15:0**	**0x0003**	**IHDR_BUSY_CNT (R/W)**			**unsigned**
	15:3	X	Undefined			
	2:0	0x0003	IHDR_BUSY_CNT Busy (texture) area count threshold.			unsigned
	Busy (texture) area count threshold.					
R0x7082	**15:0**	**0x0000**	**IHDR_VFREQ_TH_ABS (R/W)**			**ufixed10**
	15:10	X	Undefined			
	9:0	0x0000	IHDR_VFREQ_TH_ABS Vertical frequencies absolute threshold. Format: u0.10			ufixed10
	Vertical frequencies absolute threshold. Format: u0.10					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x7084	**15:0**	**0x0000**	**IHDR_VFREQ_TH_REL (R/W)**			**ufixed6**
	15:6	X	Undefined			
	5:0	0x0000	IHDR_VFREQ_TH_REL Vertical frequencies luminance relative threshold. Format: u0.6			ufixed6
	Vertical frequencies luminance relative threshold. Format: u0.6					
R0x7086	**15:0**	**0x0040**	**IHDR_VFREQ_K_ABS (R/W)**			**ufixed6**
	15:7	X	Undefined			
	6:0	0x0040	IHDR_VFREQ_K_ABS Vertical frequencies absolute transition coefficient. Format: u1.6			ufixed6
	Vertical frequencies absolute transition coefficient. Format: u1.6					
R0x7088	**15:0**	**0x0010**	**IHDR_VFREQ_K_REL (R/W)**			**ufixed6**
	15:6	X	Undefined			
	5:0	0x0010	IHDR_VFREQ_K_REL Vertical frequencies luminance relative transition coefficient. Format: u0.6			ufixed6
	Vertical frequencies luminance relative transition coefficient. Format: u0.6					
R0x708A	**15:0**	**0x0010**	**IHDR_SMOTION_TH_ABS (R/W)**			**ufixed10**
	15:10	X	Undefined			
	9:0	0x0010	IHDR_SMOTION_TH_ABS Small motion detection absolute threshold. Format: u0.10			ufixed10
	Small motion detection absolute threshold. Format: u0.10					
R0x708C	**15:0**	**0x0020**	**IHDR_SMOTION_TH_REL (R/W)**			**ufixed6**
	15:6	X	Undefined			
	5:0	0x0020	IHDR_SMOTION_TH_REL Small motion detection luminance relative threshold. Format: u0.6			ufixed6
	Small motion detection luminance relative threshold. Format: u0.6					
R0x708E	**15:0**	**0x0041**	**IHDR_SMOTION_K_ABS (R/W)**			**ufixed6**
	15:7	X	Undefined			
	6:0	0x0041	IHDR_SMOTION_K_ABS Small motion detection absolute transition coefficient. Format: u1.6			ufixed6
	Small motion detection absolute transition coefficient. Format: u1.6					
R0x7090	**15:0**	**0x0004**	**IHDR_SMOTION_K_REL (R/W)**			**ufixed6**
	15:6	X	Undefined			
	5:0	0x0004	IHDR_SMOTION_K_REL Small motion detection luminance relative transition coefficient. Format: u0.6			ufixed6
	Small motion detection luminance relative transition coefficient. Format: u0.6					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x7092	**15:0**	**0x0000**	**IHDR_DARK (R/W)**			**unsigned**
	15	X	Undefined			
	14:12	0x0000	Q2MQ1_SH iHDR pre-mix /(q2-g1) parameter (shift).			unsigned
	11:10	X	Undefined			
	9:0	0x0000	Q1 iHDR pre-mix q1 parameter.			unsigned
R0x7094	**15:0**	**0x0064**	**IHDR_MOTIONC_Q1_ABS (R/W)**			**unsigned**
	iHDR motion compensation absolute q1 parameter (25/16 of average difference)					
R0x7096	**15:0**	**0x0000**	**IHDR_MOTIONC_Q1_REL (R/W)**			**unsigned**
	iHDR motion compensation luma relative q1 parameter (25/16 of average difference)					
R0x7098	**15:0**	**0x0032**	**IHDR_MOTIONC_Q2_ABS (R/W)**			**unsigned**
	iHDR motion compensation absolute q2 parameter (25/16 of average difference)					
R0x709A	**15:0**	**0x0030**	**IHDR_MOTIONC_Q2_REL (R/W)**			**unsigned**
	iHDR motion compensation luma relative q2 parameter (25/16 of average difference)					
R0x709C	**15:0**	**0x03B6**	**IHDR_COMBINE (R/W)**			**unsigned**
	15	X	Undefined			
	14:12	0x0000	S21_SH iHDR combine log2(s2-s1) parameter.			unsigned
	11:10	X	Undefined			
	9:0	0x03B6	S2 iHDR combine s2 parameter.			unsigned
R0x709E	**15:0**	**0x7040**	**IHDR_SMTH (R/W)**			**unsigned**
	15:12	0x0007	D2MD1_SH iHDR smoothing of motion pixels /(d2-d1) parameter (shift)			unsigned
	11:8	X	Undefined			
	7:0	0x0040	D1 iHDR smoothing of motion pixels d1 parameter.			unsigned
R0x70A0	**15:0**	**0x0000**	**GRGB_TH_ABS (R/W)**			**ufixed12**
	15:12	X	Undefined			
	11:0	0x0000	GRGB_TH_ABS GrGb correction absolute threshold in u.12 format. Increase to re-move more GrGb disparities in darker areas. Format: u0.12			ufixed12
	GrGb correction absolute threshold in u.12 format. Increase to remove more GrGb disparities in darker areas. Format: u0.12					
R0x70A2	**15:0**	**0x0003**	**GRGB_TH_REL (R/W)**			**fixed8**
	GrGb correction relative threshold. Increase to remove more GrGb disparities in brighter areas. Format: s7.8					
R0x70A4	**15:0**	**0x0040**	**PP_SMOOTH_ABS (R/W)**			**ufixed12**
	15:12	X	Undefined			
	11:0	0x0040	PP_SMOOTH_ABS Luma smoothing absolute threshold. Increase to blur luma more during demosaicing disparities in darker areas. Format: u0.12			ufixed12
	Luma smoothing absolute threshold. Increase to blur luma more during demosaicing disparities in darker areas. Format: u0.12					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x70A6	**15:0**	**0x0004**	**PP_SMOOTH_REL (R/W)**			**ufixed6**
	15:6	X	Undefined			
	5:0	0x0004	PP_SMOOTH_REL Luma smoothing relative threshold. Increase to blur luma more during demosaicing disparities in brighter areas. Format: u0.6			ufixed6
	Luma smoothing relative threshold. Increase to blur luma more during demosaicing disparities in brighter areas. Format: u0.6					
R0x70A8	**15:0**	**0x0010**	**PP_SMOOTH_EDGE (R/W)**			**ufixed1**
	15:6	X	Undefined			
	5:0	0x0010	PP_SMOOTH_EDGE Luma smoothing edge threshold. Increase to blur luma less on edges. Format: u5.1			ufixed1
	Luma smoothing edge threshold. Increase to blur luma less on edges. Format: u5.1					
R0x70AA	**15:0**	**0x0010**	**YDEN_ABYP_ABS (R/W)**			**ufixed14**
	15:14	X	Undefined			
	13:0	0x0010	YDEN_ABYP_ABS Luma denoise absolute bypass threshold in u.14 format. Defines absolute level of noise to be bypassed on the output. Increase to bypass more noise. Format: u0.14			ufixed14
	Luma denoise absolute bypass threshold in u.14 format. Defines absolute level of noise to be bypassed on the output. Increase to bypass more noise. Format: u0.14					
R0x70AC	**15:0**	**0x0010**	**YDEN_ABYP_REL (R/W)**			**ufixed8**
	15:8	X	Undefined			
	7:0	0x0010	YDEN_ABYP_REL Luma denoise absolute bypass threshold, relative on luminance. Defines absolute level of noise to be bypassed on the output. Increase to bypass more noise at higher luminance. Format: u0.8			ufixed8
	Luma denoise absolute bypass threshold, relative on luminance. Defines absolute level of noise to be bypassed on the output. Increase to bypass more noise at higher luminance. Format: u0.8					
R0x70AE	**15:0**	**0x0010**	**YDEN_COFF_ABS (R/W)**			**ufixed14**
	15:14	X	Undefined			
	13:0	0x0010	YDEN_COFF_ABS Maximum off edge reconstruction difference absolute threshold in u.14 format. Increase number for stronger denoise. Format: u0.14			ufixed14
	Maximum off edge reconstruction difference absolute threshold in u.14 format. Increase number for stronger denoise. Format: u0.14					
R0x70B0	**15:0**	**0x0000**	**YDEN_COFF_REL (R/W)**			**ufixed8**
	15:8	X	Undefined			
	7:0	0x0000	YDEN_COFF_REL Maximum off edge reconstruction difference relative threshold. Increase number for stronger denoise. Format: u0.8			ufixed8
	Maximum off edge reconstruction difference relative threshold. Increase number for stronger denoise. Format: u0.8					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x70B2	**15:0**	**0x0008**	**YDEN_MAX_ABS (R/W)**			**ufixed14**
	15:14	X	Undefined			
	13:0	0x0008	YDEN_MAX_ABS Maximum noise level absolute threshold in u.14 format. Increase number for stronger denoise. Format: u0.14			ufixed14
	Maximum noise level absolute threshold in u.14 format. Increase number for stronger denoise. Format: u0.14					
R0x70B4	**15:0**	**0x0000**	**YDEN_MAX_REL (R/W)**			**ufixed8**
	15:8	X	Undefined			
	7:0	0x0000	YDEN_MAX_REL Maximum noise level relative threshold. Increase number for stronger denoise. Format: u0.8			ufixed8
	Maximum noise level relative threshold. Increase number for stronger denoise. Format: u0.8					
R0x70B6	**15:0**	**0x0010**	**YDEN_OFF_ABS (R/W)**			**ufixed14**
	15:14	X	Undefined			
	13:0	0x0010	YDEN_OFF_ABS Maximum off noise level absolute threshold in u.14 format. Increase number for stronger denoise. Format: u0.14			ufixed14
	Maximum off noise level absolute threshold in u.14 format. Increase number for stronger denoise. Format: u0.14					
R0x70B8	**15:0**	**0x0000**	**YDEN_OFF_REL (R/W)**			**ufixed8**
	15:8	X	Undefined			
	7:0	0x0000	YDEN_OFF_REL Maximum off noise level relative threshold. Increase number for stronger denoise. Format: u0.8			ufixed8
	Maximum off noise level relative threshold. Increase number for stronger denoise. Format: u0.8					
R0x70BA	**15:0**	**0x0002**	**YSH_TH (R/W)**			**ufixed14**
	15:14	X	Undefined			
	13:0	0x0002	YSH_TH Minimum edge sharpening threshold. Decrease to sharpen smaller edges also. Format: u0.14			ufixed14
	Minimum edge sharpening threshold. Decrease to sharpen smaller edges also. Format: u0.14					
R0x70BC	**15:0**	**0x001E**	**YSH_STR (R/W)**			**ufixed6**
	15:8	X	Undefined			
	7:0	0x001E	YSH_STR Sharpening in u2.6 format. Increase for stronger sharpening. Format: u2.6			ufixed6
	Sharpening in u2.6 format. Increase for stronger sharpening. Format: u2.6					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x70BE	**15:0**	**0x0060**	**YSH_MAX (R/W)**			**ufixed8**
	15:8	X	Undefined			
	7:0	0x0060	YSH_MAX Edge sharpening max limits sharpening overshoots; increase for stronger overshoots. Format: u0.8			ufixed8
	Edge sharpening max limits sharpening overshoots; increase for stronger overshoots. Format: u0.8					
R0x70C0	**15:0**	**0x0040**	**UVDEN_FIR_ABS (R/W)**			**ufixed14**
	15:14	X	Undefined			
	13:0	0x0040	UVDEN_FIR_ABS Chroma denoise absolute threshold. Increase to remove more noise in darker areas. Format: u0.14			ufixed14
	Chroma denoise absolute threshold. Increase to remove more noise in darker areas. Format: u0.14					
R0x70C2	**15:0**	**0x0000**	**UVDEN_FIR_ABSC (R/W)**			**ufixed14**
	15:14	X	Undefined			
	13:0	0x0000	UVDEN_FIR_ABSC Chroma denoise absolute threshold in a corner. Increase to remove more chroma noise in corners. Format: u0.14			ufixed14
	Chroma denoise absolute threshold in a corner. Increase to remove more chroma noise in corners. Format: u0.14					
R0x70C4	**15:0**	**0x0000**	**UVDEN_FIR_REL (R/W)**			**ufixed8**
	15:8	X	Undefined			
	7:0	0x0000	UVDEN_FIR_REL Chroma denoise relative threshold. Increase to remove more noise in brighter areas. Format: u0.8			ufixed8
	Chroma denoise relative threshold. Increase to remove more noise in brighter areas. Format: u0.8					
R0x70C6	**15:0**	**0x0FFF**	**UVDEN_FIR_YABS (R/W)**			**ufixed14**
	15:14	X	Undefined			
	13:0	0x0FFF	UVDEN_FIR_YABS Chroma denoise absolute luma threshold. Increase to remove more noise in darker areas. Format: u0.14			ufixed14
	Chroma denoise absolute luma threshold. Increase to remove more noise in darker areas. Format: u0.14					
R0x70C8	**15:0**	**0x00FF**	**UVDEN_FIR_YREL (R/W)**			**ufixed8**
	15:8	X	Undefined			
	7:0	0x00FF	UVDEN_FIR_YREL Chroma denoise relative luma threshold. Increase to remove more noise in brighter areas. Format: u0.8			ufixed8
	Chroma denoise relative luma threshold. Increase to remove more noise in brighter areas. Format: u0.8					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x70CA	**15:0**	**0x0001**	**UVDEN_FIR_MIN (R/W)**			**unsigned**
	15:3	X	Undefined			
	2:0	0x0001	UVDEN_FIR_MIN Chroma denoise min spread size in pixels from center. Increase to smooth chroma more.			unsigned
	Chroma denoise min spread size in pixels from center. Increase to smooth chroma more.					
R0x70CC	**15:0**	**0x0007**	**UVDEN_FIR_MAX (R/W)**			**unsigned**
	15:3	X	Undefined			
	2:0	0x0007	UVDEN_FIR_MAX Chroma denoise max spread size in pixels from center. Increase to remove chroma on larger areas. Must be between uvden_min and 7.			unsigned
	Chroma denoise max spread size in pixels from center. Increase to remove chroma on larger areas. Must be between uvden_min and 7.					
R0x70CE	**15:0**	**0x0007**	**UVDEN_FIR_SOFS (R/W)**			**signed**
	15:3	X	Undefined			
	2:0	0x0007	UVDEN_FIR_SOFS Chroma denoise spread size bias in pixels from center. Increase to make denoise more robust, reduce to make details better rendered. Format: s2			signed
	Chroma denoise spread size bias in pixels from center. Increase to make denoise more robust, reduce to make details better rendered.					
R0x70D0	**15:0**	**0x0000**	**UVDEN_BYPASS (R/W)**			**unsigned**
	15:4	X	Undefined			
	3:0	0x0000	UVDEN_BYPASS Chroma denoise spread bypass.			unsigned
	Chroma denoise spread bypass.					
R0x70D2	**15:0**	**0x0104**	**UVDEN_IIR_ABS (R/W)**			**ufixed16**
	IIR chroma denoise threshold. Increase to remove more chroma noise in darker areas. Format: u0.16					
R0x70D4	**15:0**	**0x0000**	**UVDEN_IIR_REL (R/W)**			**ufixed16**
	IIR chroma denoise threshold. Increase to remove more chroma noise in brighter areas. Format: u0.16					
R0x70D6	**15:0**	**0x0004**	**UVDEN_IIR_GBK (R/W)**			**ufixed4**
	15:4	X	Undefined			
	3:0	0x0004	UVDEN_IIR_GBK IIR chroma denoise gray bias. Increase to bias more toward gray. Format: u0.4			ufixed4
	IIR chroma denoise gray bias. Increase to bias more toward gray. Format: u0.4					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x70D8	**15:0**	**0x000F**	**UVDEN_IIR_CONF_0_1 (R/W)**			**unsigned**
	15:8	0x0000	UVDEN_IIR_CONF_0 IIR chroma denoise minimum ratio in u.4 format for vertical and horizontal direction for different distances from edge. First 5 parameters are horizontal direction. First parameter is smaller spread (closer to edge).			unsigned
	7:0	0x000F	UVDEN_IIR_CONF_1 IIR chroma denoise minimum ratio in u.4 format for vertical and horizontal direction for different distances from edge. First 5 parameters are horizontal direction. First parameter is smaller spread (closer to edge).			unsigned
	IIR chroma denoise minimum ratio in u.4 format for vertical and horizontal direction for different distances from edge. First 5 parameters are horizontal direction. First parameter is smaller spread (closer to edge).					
R0x70DA	**15:0**	**0x000F**	**UVDEN_IIR_CONF_2_3 (R/W)**			**unsigned**
	15:8	0x0000	UVDEN_IIR_CONF_2 IIR chroma denoise minimum ratio in u.4 format for vertical and horizontal direction for different distances from edge. First 5 parameters are horizontal direction. First parameter is smaller spread (closer to edge).			unsigned
	7:0	0x000F	UVDEN_IIR_CONF_3 IIR chroma denoise minimum ratio in u.4 format for vertical and horizontal direction for different distances from edge. First 5 parameters are horizontal direction. First parameter is smaller spread (closer to edge).			unsigned
	IIR chroma denoise minimum ratio in u.4 format for vertical and horizontal direction for different distances from edge. First 5 parameters are horizontal direction. First parameter is smaller spread (closer to edge).					
R0x70DC	**15:0**	**0x000E**	**UVDEN_IIR_CONF_4_5 (R/W)**			**unsigned**
	15:8	0x0000	UVDEN_IIR_CONF_4 IIR chroma denoise minimum ratio in u.4 format for vertical and horizontal direction for different distances from edge. First 5 parameters are horizontal direction. First parameter is smaller spread (closer to edge).			unsigned
	7:0	0x000E	UVDEN_IIR_CONF_5 IIR chroma denoise minimum ratio in u.4 format for vertical and horizontal direction for different distances from edge. First 5 parameters are horizontal direction. First parameter is smaller spread (closer to edge).			unsigned
	IIR chroma denoise minimum ratio in u.4 format for vertical and horizontal direction for different distances from edge. First 5 parameters are horizontal direction. First parameter is smaller spread (closer to edge).					
R0x70DE	**15:0**	**0x0004**	**UVDEN_IIR_CONF_6_7 (R/W)**			**unsigned**
	15:8	0x0000	UVDEN_IIR_CONF_6 IIR chroma denoise minimum ratio in u.4 format for vertical and horizontal direction for different distances from edge. First 5 parameters are horizontal direction. First parameter is smaller spread (closer to edge).			unsigned
	7:0	0x0004	UVDEN_IIR_CONF_7 IIR chroma denoise minimum ratio in u.4 format for vertical and horizontal direction for different distances from edge. First 5 parameters are horizontal direction. First parameter is smaller spread (closer to edge).			unsigned
	IIR chroma denoise minimum ratio in u.4 format for vertical and horizontal direction for different distances from edge. First 5 parameters are horizontal direction. First parameter is smaller spread (closer to edge).					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x70E0	**15:0**	**0x0002**	**UVDEN_IIR_CONF_8_9 (R/W)**			**unsigned**
	15:8	0x0000	UVDEN_IIR_CONF_8 IIR chroma denoise minimum ratio in u.4 format for vertical and horizontal direction for different distances from edge. First 5 parameters are horizontal direction. First parameter is smaller spread (closer to edge).			unsigned
	7:0	0x0002	UVDEN_IIR_CONF_9 IIR chroma denoise minimum ratio in u.4 format for vertical and horizontal direction for different distances from edge. First 5 parameters are horizontal direction. First parameter is smaller spread (closer to edge).			unsigned
	IIR chroma denoise minimum ratio in u.4 format for vertical and horizontal direction for different distances from edge. First 5 parameters are horizontal direction. First parameter is smaller spread (closer to edge).					
R0x70E2	**15:0**	**0x0032**	**UVDEN_DESAT_TH (R/W)**			**ufixed10**
	15:10	X	Undefined			
	9:0	0x0032	UVDEN_DESAT_TH Chroma denoise desaturation threshold in s.14 format. Increase to desaturate more. Format: u0.10			ufixed10
	Chroma denoise desaturation threshold in s.14 format. Increase to desaturate more. Format: u0.10					
R0x70E4	**15:0**	**0xF800**	**DESAT_BIAS_R (R/W)**			**fixed12**
	Chroma denoise desaturation red bias. Increase to desaturate red colors less. Format: s3.12					
R0x70E6	**15:0**	**0x0800**	**DESAT_BIAS_G (R/W)**			**fixed12**
	Chroma denoise desaturation green bias. Increase to desaturate green colors less. Format: s3.12					
R0x70E8	**15:0**	**0xF800**	**DESAT_BIAS_B (R/W)**			**fixed12**
	Chroma denoise desaturation blue bias. Increase to desaturate blue colors less. Format: s3.12					
R0x70EA	**15:0**	**0x0006**	**UVDEN_DESAT_DETAIL (R/W)**			**ufixed4**
	15:4	X	Undefined			
	3:0	0x0006	UVDEN_DESAT_DETAIL Chroma denoise detail desaturation. Increase to desaturate details more. Format: u0.4			ufixed4
	Chroma denoise detail desaturation. Increase to desaturate details more. Format: u0.4					
R0x70EC	**15:0**	**0x0000**	**CMIX_BYPASS (R/W)**			**ufixed5**
	15:5	X	Undefined			
	4:0	0x0000	CMIX_BYPASS Chroma IIR denoise bypass. Increase to get more chroma details and more chroma noise. Format: u0.5			ufixed5
	Chroma IIR denoise bypass. Increase to get more chroma details and more chroma noise. Format: u0.5					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x70EE	**15:0**	**0x0000**	**CMIX_ABYP (R/W)**			**ufixed14**
	15:14	X	Undefined			
	13:0	0x0000	CMIX_ABYP Chroma IIR denoise bypass absolute threshold. Increase to get more chroma details and more chroma noise in dark areas. Format: u0.14			ufixed14
	Chroma IIR denoise bypass absolute threshold. Increase to get more chroma details and more chroma noise in dark areas. Format: u0.14					
R0x70F0	**15:0**	**0x0000**	**CMIX_RBYP (R/W)**			**ufixed5**
	15:5	X	Undefined			
	4:0	0x0000	CMIX_RBYP Chroma IIR denoise bypass relative threshold. Increase to get more chroma details and more chroma noise in bright areas. Format: u0.5			ufixed5
	Chroma IIR denoise bypass relative threshold. Increase to get more chroma details and more chroma noise in bright areas. Format: u0.5					
R0x70F2	**15:0**	**0x001E**	**PM_LLDESAT_TH (R/W)**			**ufixed10**
	15:10	X	Undefined			
	9:0	0x001E	PM_LLDESAT_TH Low-light desaturation absolute threshold. Increase to make darker areas less colorful. Format: u0.10			ufixed10
	Low-light desaturation absolute threshold. Increase to make darker areas less colorful. Format: u0.10					
R0x70F4	**15:0**	**0x0000**	**STG_TH (R/W)**			**ufixed8**
	15:8	X	Undefined			
	7:0	0x0000	STG_TH Snap-to-gray saturation threshold. Pixels with saturation lower than threshold will be completely desaturated. When saturation exceeds it, desaturation will be reduced with slope defined with STG_SLOPE. Increase for stronger chroma snapping. Format: u0.8			ufixed8
	Snap-to-gray saturation threshold. Pixels with saturation lower than threshold will be completely desaturated. When saturation exceeds it, desaturation will be reduced with slope defined with STG_SLOPE. Increase for stronger chroma snapping. Format: u0.8					
R0x70F6	**15:0**	**0x0011**	**STG_SLOPE (R/W)**			**ufixed4**
	15:6	X	Undefined			
	5:0	0x0011	STG_SLOPE Snap-to-gray desaturate slope coefficient. When pixel saturation exceeds threshold, desaturate is decreasing with slope defined with the coefficient. Decrease for slower transition (stronger chroma snapping). Format: u2.4			ufixed4
	Snap-to-gray desaturate slope coefficient. When pixel saturation exceeds threshold, desaturate is decreasing with slope defined with the coefficient. Decrease for slower transition (stronger chroma snapping). Format: u2.4					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x70F8	**15:0**	**0x0020**	**CHE_SAT_STR (R/W)**			**ufixed4**
	15:6	X	Undefined			
	5:0	0x0020	CHE_SAT_STR Chroma de-CC strength in u2.4 format. Format: u2.4			ufixed4
	Chroma de-CC strength in u2.4 format. Format: u2.4					
R0x70FA	**15:0**	**0x0010**	**CHE_SAT_TH (R/W)**			**ufixed8**
	15:8	X	Undefined			
	7:0	0x0010	CHE_SAT_TH Chroma de-CC strength threshold in u.8 format. Format: u0.8			ufixed8
	Chroma de-CC strength threshold in u.8 format. Format: u0.8					
R0x70FC	**15:0**	**0x0080**	**CHE_MAX (R/W)**			**ufixed8**
	15:8	X	Undefined			
	7:0	0x0080	CHE_MAX Max. chroma de-CC strength in u.8 format. Format: u0.8			ufixed8
	Max. chroma de-CC strength in u.8 format. Format: u0.8					
R0x70FE	**15:0**	**0x0006**	**GAMC_TH (R/W)**			**ufixed7**
	15:7	X	Undefined			
	6:0	0x0006	GAMC_TH Color gamut compression threshold in u.7 format. Increase to compress more colors into output gamut. Format: u0.7			ufixed7
	Color gamut compression threshold in u.7 format. Increase to compress more colors into output gamut. Format: u0.7					
R0x7100	**15:0**	**0x0008**	**GAMC_SLOPE (R/W)**			**unsigned**
	15:4	X	Undefined			
	3:0	0x0008	GAMC_SLOPE Gamut compression slope. Decrease for slower transition.			unsigned
	Gamut compression slope. Decrease for slower transition.					
R0x7102	**15:0**	**0x0008**	**PM_LSHS0 (R/W)**			**ufixed4**
	15:7	X	Undefined			
	6:0	0x0008	PM_LSHS0 Linear sharpening sigma small. Format: u3.4			ufixed4
	Linear sharpening sigma small. Format: u3.4					
R0x7104	**15:0**	**0x0020**	**PM_LSHS1 (R/W)**			**ufixed4**
	15:7	X	Undefined			
	6:0	0x0020	PM_LSHS1 Linear sharpening sigma big. Format: u3.4			ufixed4
	Linear sharpening sigma big. Format: u3.4					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x7106	**15:0**	**0x0038**	**PM_LSH_STR (R/W)**			**ufixed6**
	15:8	X	Undefined			
	7:0	0x0038	PM_LSH_STR Linear sharpening strength. Format: u2.6			ufixed6
	Linear sharpening strength. Format: u2.6					
R0x7108	**15:0**	**0x0000**	**PM_LSH_RTH (R/W)**			**ufixed8**
	15:8	X	Undefined			
	7:0	0x0000	PM_LSH_RTH Linear sharpening relative threshold. Format: u0.8			ufixed8
	Linear sharpening relative threshold. Format: u0.8					
R0x710A	**15:0**	**0x0000**	**PM_LSH_ATH (R/W)**			**ufixed10**
	15:10	X	Undefined			
	9:0	0x0000	PM_LSH_ATH Linear sharpening absolute threshold in u.10 format. Format: u0.10			ufixed10
	Linear sharpening absolute threshold in u.10 format. Format: u0.10					
R0x710C	**15:0**	**0x000E**	**PM_LSHMAX_REL (R/W)**			**ufixed6**
	15:6	X	Undefined			
	5:0	0x000E	PM_LSHMAX_REL Linear sharpening relative strength. Format: u0.6			ufixed6
	Linear sharpening relative strength. Format: u0.6					
R0x710E	**15:0**	**0x0004**	**PM_LSHMAX_ABS (R/W)**			**ufixed10**
	15:10	X	Undefined			
	9:0	0x0004	PM_LSHMAX_ABS Linear sharpening absolute strength. Format: u0.10			ufixed10
	Linear sharpening absolute strength. Format: u0.10					
R0x7110	**15:0**	**0x0008**	**PM_LSMTHS0 (R/W)**			**ufixed4**
	15:7	X	Undefined			
	6:0	0x0008	PM_LSMTHS0 Luma Gaussian smoothing sigma big. Format: u3.4			ufixed4
	Luma Gaussian smoothing sigma big. Format: u3.4					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x7112	**15:0**	**0x0000**	**PM_LSMTHS1 (R/W)**			**ufixed4**
	15:7	X	Undefined			
	6:0	0x0000	PM_LSMTHS1 Luma Gaussian smoothing sigma small. Must be smaller than pm_lsmths0. Format: u3.4			ufixed4
	Luma Gaussian smoothing sigma small. Must be smaller than pm_lsmths0. Format: u3.4					
R0x7114	**15:0**	**0x0008**	**PM_LSMTHS_RTH (R/W)**			**ufixed10**
	15:10	X	Undefined			
	9:0	0x0008	PM_LSMTHS_RTH Luma smoothing relative threshold. Increase to do less smoothing in brighter areas. Format: u0.10			ufixed10
	Luma smoothing relative threshold. Increase to do less smoothing in brighter areas. Format: u0.10					
R0x7116	**15:0**	**0x0008**	**PM_LSMTHS_ATH (R/W)**			**ufixed10**
	15:10	X	Undefined			
	9:0	0x0008	PM_LSMTHS_ATH Luma smoothing absolute threshold in u.10 format. Increase to do less smoothing in darker areas. Format: u0.10			ufixed10
	Luma smoothing absolute threshold in u.10 format. Increase to do less smoothing in darker areas. Format: u0.10					
R0x7118	**15:0**	**0x0020**	**PM_LSMTHS_K (R/W)**			**ufixed4**
	15:6	X	Undefined			
	5:0	0x0020	PM_LSMTHS_K Luma smoothing relative strength. Increase to do more smoothing. Format: u2.4			ufixed4
	Luma smoothing relative strength. Increase to do more smoothing. Format: u2.4					
R0x711A	**15:0**	**0x0010**	**PM_CHSMTHS_RTH (R/W)**			**ufixed8**
	15:8	X	Undefined			
	7:0	0x0010	PM_CHSMTHS_RTH Chroma smoothing relative threshold in u.8 format. Increase to do more chroma smoothing in brighter areas. Format: u0.8			ufixed8
	Chroma smoothing relative threshold in u.8 format. Increase to do more chroma smoothing in brighter areas. Format: u0.8					
R0x711C	**15:0**	**0x0010**	**PM_CHSMTHS_ATH (R/W)**			**ufixed10**
	15:10	X	Undefined			
	9:0	0x0010	PM_CHSMTHS_ATH Chroma smoothing absolute threshold in u.10 format. Increase to do more chroma smoothing in darker areas. Format: u0.10			ufixed10
	Chroma smoothing absolute threshold in u.10 format. Increase to do more chroma smoothing in darker areas. Format: u0.10					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x711E	**15:0**	**0x0018**	**PM_CHSMTHS_K (R/W)**			**ufixed4**
	15:6	X	Undefined			
	5:0	0x0018	PM_CHSMTHS_K Chroma smoothing relative strength. Increase to do more chroma smoothing. Format: u2.4			ufixed4
	Chroma smoothing relative strength. Increase to do more chroma smoothing. Format: u2.4					
R0x7120	**15:0**	**0x0040**	**PF_ENABLE (R/W)**			**ufixed6**
	15:7	X	Undefined			
	6:0	0x0040	PF_ENABLE Point filter strength. Valid range [0.0,1.0]. Format: u1.6			ufixed6
	Point filter strength. Valid range [0.0,1.0]. Format: u1.6					
R0x7122	**15:0**	**0x00CC**	**PF_OFFSET (R/W)**			**fixed12**
	Point filter offset. Valid range [0.0,1.0]. Format: s3.12					
R0x7124	**15:0**	**0x0013**	**PF_LUMA_R (R/W)**			**ufixed6**
	15:6	X	Undefined			
	5:0	0x0013	PF_LUMA_R Point filter red luma coefficient. Valid range [0.0,1.0). Format: u0.6			ufixed6
	Point filter red luma coefficient. Valid range [0.0,1.0). Format: u0.6					
R0x7126	**15:0**	**0x0007**	**PF_LUMA_B (R/W)**			**ufixed6**
	15:6	X	Undefined			
	5:0	0x0007	PF_LUMA_B Point filter blue luma coefficient. Valid range [0.0,1.0). Format: u0.6			ufixed6
	Point filter blue luma coefficient. Valid range [0.0,1.0). Format: u0.6					
R0x7128	**15:0**	**0x0166**	**CURVE_STR (R/W)**			**fixed8**
	Post gamma S-curve strength. Increase to darken low-key and brighten high-key. Format: s7.8					
R0x712A	**15:0**	**0x0000**	**CURVE_0_1 (R/W)**			**unsigned**
	15:8	0x0000	CURVE_0 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	7:0	0x0000	CURVE_1 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str.					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x712C	**15:0**	**0x0000**	**CURVE_2_3 (R/W)**			**unsigned**
	15:8	0x0000	CURVE_2 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	7:0	0x0000	CURVE_3 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str.					
R0x712E	**15:0**	**0x0000**	**CURVE_4_5 (R/W)**			**unsigned**
	15:8	0x0000	CURVE_4 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	7:0	0x0000	CURVE_5 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str.					
R0x7130	**15:0**	**0x0000**	**CURVE_6_7 (R/W)**			**unsigned**
	15:8	0x0000	CURVE_6 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	7:0	0x0000	CURVE_7 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str.					
R0x7132	**15:0**	**0x0000**	**CURVE_8_9 (R/W)**			**unsigned**
	15:8	0x0000	CURVE_8 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	7:0	0x0000	CURVE_9 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str.					
R0x7134	**15:0**	**0x0000**	**CURVE_10_11 (R/W)**			**unsigned**
	15:8	0x0000	CURVE_10 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	7:0	0x0000	CURVE_11 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str.					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x7136	**15:0**	**0x0000**	**CURVE_12_13 (R/W)**			**unsigned**
	15:8	0x0000	CURVE_12 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	7:0	0x0000	CURVE_13 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str.					
R0x7138	**15:0**	**0x0000**	**CURVE_14_15 (R/W)**			**unsigned**
	15:8	0x0000	CURVE_14 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	7:0	0x0000	CURVE_15 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str.					
R0x713A	**15:0**	**0x0000**	**CURVE_16_17 (R/W)**			**unsigned**
	15:8	0x0000	CURVE_16 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	7:0	0x0000	CURVE_17 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str.					
R0x713C	**15:0**	**0x0000**	**CURVE_18_19 (R/W)**			**unsigned**
	15:8	0x0000	CURVE_18 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	7:0	0x0000	CURVE_19 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str.					
R0x713E	**15:0**	**0x0000**	**CURVE_20_21 (R/W)**			**unsigned**
	15:8	0x0000	CURVE_20 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	7:0	0x0000	CURVE_21 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str.					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x7140	**15:0**	**0x0000**	**CURVE_22_23 (R/W)**			**unsigned**
	15:8	0x0000	CURVE_22 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	7:0	0x0000	CURVE_23 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str.					
R0x7142	**15:0**	**0x0000**	**CURVE_24_25 (R/W)**			**unsigned**
	15:8	0x0000	CURVE_24 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	7:0	0x0000	CURVE_25 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str.					
R0x7144	**15:0**	**0x0000**	**CURVE_26_27 (R/W)**			**unsigned**
	15:8	0x0000	CURVE_26 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	7:0	0x0000	CURVE_27 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str.					
R0x7146	**15:0**	**0x0000**	**CURVE_28_29 (R/W)**			**unsigned**
	15:8	0x0000	CURVE_28 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	7:0	0x0000	CURVE_29 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str.					
R0x7148	**15:0**	**0x0000**	**CURVE_30_31 (R/W)**			**unsigned**
	15:8	0x0000	CURVE_30 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	7:0	0x0000	CURVE_31 These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str. Format: u0.8			ufixed8
	These registers define sRGB/post-gamma curve mapping u.8 representation at points, specified in curve_str.					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x714A	**15:0**	**0x0380**	**OSCLIP_STH (R/W)**			**ufixed10**
	15:10	X	Undefined			
	9:0	0x0380	OSCLIP_STH Image pipeline smooth clip start threshold. It defines value at which compression starts. Higher number causes narrower compression range. Value greater or equal to 1024 disables smooth clip. Format: u0.10			ufixed10
	Image pipeline smooth clip start threshold. It defines value at which compression starts. Higher number causes narrower compression range. Value greater or equal to 1024 disables smooth clip. Format: u0.10					
R0x714C	**15:0**	**0x0480**	**OSCLIP_ETH (R/W)**			**ufixed10**
	15:11	X	Undefined			
	10:0	0x0480	OSCLIP_ETH Image pipeline smooth clip start threshold in u1.10 format. It defines value at which compression ends. Higher number causes wider compression range. Value should be greater or equal to 1024. Format: u1.10			ufixed10
	Image pipeline smooth clip start threshold in u1.10 format. It defines value at which compression ends. Higher number causes wider compression range. Value should be greater or equal to 1024. Format: u1.10					
R0x714E	**15:0**	**0x0100**	**PCR_STR (R/W)**			**fixed8**
	PCR strength parameter scales LUT alpha and beta values. Value 0.0 disables PCR. Increase to make PCR stronger. Format: s7.8					
R0x7150	**15:0**	**0x0040**	**PCR_LUT_0 (R/W)**			**unsigned**
	15:8	0x0000	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0040	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x7152	**15:0**	**0x0040**	**PCR_LUT_1 (R/W)**			**unsigned**
	15:8	0x0000	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0040	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x7154	**15:0**	**0x0040**	**PCR_LUT_2 (R/W)**			**unsigned**
	15:8	0x0000	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0040	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x7156	**15:0**	**0x0040**	**PCR_LUT_3 (R/W)**			**unsigned**
	15:8	0x0000	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0040	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x7158	**15:0**	**0x0040**	**PCR_LUT_4 (R/W)**			**unsigned**
	15:8	0x0000	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0040	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x715A	**15:0**	**0x0040**	**PCR_LUT_5 (R/W)**			**unsigned**
	15:8	0x0000	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0040	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x715C	**15:0**	**0x0040**	**PCR_LUT_6 (R/W)**			**unsigned**
	15:8	0x0000	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0040	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x715E	**15:0**	**0x0040**	**PCR_LUT_7 (R/W)**			**unsigned**
	15:8	0x0000	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0040	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x7160	**15:0**	**0xFB41**	**PCR_LUT_8 (R/W)**			**unsigned**
	15:8	0x00FB	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0041	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x7162	**15:0**	**0xFC4B**	**PCR_LUT_9 (R/W)**			**unsigned**
	15:8	0x00FC	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x004B	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x7164	**15:0**	**0x0150**	**PCR_LUT_10 (R/W)**			**unsigned**
	15:8	0x0001	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0050	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x7166	**15:0**	**0x0451**	**PCR_LUT_11 (R/W)**			**unsigned**
	15:8	0x0004	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0051	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x7168	**15:0**	**0x064E**	**PCR_LUT_12 (R/W)**			**unsigned**
	15:8	0x0006	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x004E	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x716A	**15:0**	**0x0648**	**PCR_LUT_13 (R/W)**			**unsigned**
	15:8	0x0006	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0048	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x716C	**15:0**	**0x0442**	**PCR_LUT_14 (R/W)**			**unsigned**
	15:8	0x0004	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0042	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x716E	**15:0**	**0x0040**	**PCR_LUT_15 (R/W)**			**unsigned**
	15:8	0x0000	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0040	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x7170	**15:0**	**0xFB41**	**PCR_LUT_16 (R/W)**			**unsigned**
	15:8	0x00FB	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0041	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x7172	**15:0**	**0xF448**	**PCR_LUT_17 (R/W)**			**unsigned**
	15:8	0x00F4	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0048	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x7174	**15:0**	**0xF351**	**PCR_LUT_18 (R/W)**			**unsigned**
	15:8	0x00F3	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0051	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x7176	**15:0**	**0xF758**	**PCR_LUT_19 (R/W)**			**unsigned**
	15:8	0x00F7	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0058	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x7178	**15:0**	**0xFB5B**	**PCR_LUT_20 (R/W)**			**unsigned**
	15:8	0x00FB	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x005B	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x717A	**15:0**	**0x005C**	**PCR_LUT_21 (R/W)**			**unsigned**
	15:8	0x0000	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x005C	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x717C	**15:0**	**0x015D**	**PCR_LUT_22 (R/W)**			**unsigned**
	15:8	0x0001	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x005D	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x717E	**15:0**	**0x0559**	**PCR_LUT_23 (R/W)**			**unsigned**
	15:8	0x0005	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0059	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x7180	**15:0**	**0x074A**	**PCR_LUT_24 (R/W)**			**unsigned**
	15:8	0x0007	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x004A	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x7182	**15:0**	**0x0040**	**PCR_LUT_25 (R/W)**			**unsigned**
	15:8	0x0000	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0040	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x7184	**15:0**	**0x0040**	**PCR_LUT_26 (R/W)**			**unsigned**
	15:8	0x0000	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0040	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x7186	**15:0**	**0x0040**	**PCR_LUT_27 (R/W)**			**unsigned**
	15:8	0x0000	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0040	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x7188	**15:0**	**0x0040**	**PCR_LUT_28 (R/W)**			**unsigned**
	15:8	0x0000	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0040	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x718A	**15:0**	**0x0040**	**PCR_LUT_29 (R/W)**			**unsigned**
	15:8	0x0000	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0040	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x718C	**15:0**	**0x0040**	**PCR_LUT_30 (R/W)**			**unsigned**
	15:8	0x0000	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0040	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
R0x718E	**15:0**	**0x0040**	**PCR_LUT_31 (R/W)**			**unsigned**
	15:8	0x0000	PCR_BETA Beta parameter represents "sat * sin(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6
	7:0	0x0040	PCR_ALPHA Alpha parameter represents "sat * cos(rot)" value where "sat" is saturation change and "rot" hue change. 32 values describe PCR transformation for 32 different hue regions. Format: s1.6			fixed6

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x7190	**15:0**	**0x0040**	**PCR_CTRL (R/W)**			**ufixed6**
	15:7	X	Undefined			
	6:0	0x0040	PCR_EN_MAX Parameter defined maximum value of PCR enable (strength). Increase to make stronger maximum correction. Format: u1.6			ufixed6
	Format: u1.6					
R0x7192	**15:0**	**0x0C04**	**PCR_EN_TH_0 (R/W)**			**unsigned**
	15:8	0x000C	PCR_EN_TH_REL Parameter defines luminance relative saturation threshold where PCR enable starts. Final threshold is sum of absolute and relative part. Slope of enabling is defined with PCR_EN_K register. Increase to enable PCR at higher saturation values. Format: u0.8			ufixed8
	7:0	0x0004	PCR_EN_TH_ABS Parameter defines absolute saturation threshold where PCR enable starts. Final threshold is sum of absolute and relative part. Slope of enabling is defined with PCR_EN_K register. Increase to enable PCR at higher saturation values.			unsigned
R0x7194	**15:0**	**0x0C10**	**PCR_EN_TH_1 (R/W)**			**unsigned**
	15:8	0x000C	PCR_EN_TH_REL Parameter defines luminance relative saturation threshold where PCR enable starts. Final threshold is sum of absolute and relative part. Slope of enabling is defined with PCR_EN_K register. Increase to enable PCR at higher saturation values. Format: u0.8			ufixed8
	7:0	0x0010	PCR_EN_TH_ABS Parameter defines absolute saturation threshold where PCR enable starts. Final threshold is sum of absolute and relative part. Slope of enabling is defined with PCR_EN_K register. Increase to enable PCR at higher saturation values.			unsigned
R0x7196	**15:0**	**0x0C16**	**PCR_EN_TH_2 (R/W)**			**unsigned**
	15:8	0x000C	PCR_EN_TH_REL Parameter defines luminance relative saturation threshold where PCR enable starts. Final threshold is sum of absolute and relative part. Slope of enabling is defined with PCR_EN_K register. Increase to enable PCR at higher saturation values. Format: u0.8			ufixed8
	7:0	0x0016	PCR_EN_TH_ABS Parameter defines absolute saturation threshold where PCR enable starts. Final threshold is sum of absolute and relative part. Slope of enabling is defined with PCR_EN_K register. Increase to enable PCR at higher saturation values.			unsigned
R0x7198	**15:0**	**0x0C16**	**PCR_EN_TH_3 (R/W)**			**unsigned**
	15:8	0x000C	PCR_EN_TH_REL Parameter defines luminance relative saturation threshold where PCR enable starts. Final threshold is sum of absolute and relative part. Slope of enabling is defined with PCR_EN_K register. Increase to enable PCR at higher saturation values. Format: u0.8			ufixed8
	7:0	0x0016	PCR_EN_TH_ABS Parameter defines absolute saturation threshold where PCR enable starts. Final threshold is sum of absolute and relative part. Slope of enabling is defined with PCR_EN_K register. Increase to enable PCR at higher saturation values.			unsigned

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x719A	**15:0**	**0x0C04**	**PCR_EN_TH_4 (R/W)**			**unsigned**
	15:8	0x000C	PCR_EN_TH_REL Parameter defines luminance relative saturation threshold where PCR enable starts. Final threshold is sum of absolute and relative part. Slope of enabling is defined with PCR_EN_K register. Increase to enable PCR at higher saturation values. Format: u0.8			ufixed8
	7:0	0x0004	PCR_EN_TH_ABS Parameter defines absolute saturation threshold where PCR enable starts. Final threshold is sum of absolute and relative part. Slope of enabling is defined with PCR_EN_K register. Increase to enable PCR at higher saturation values.			unsigned
R0x719C	**15:0**	**0x0C01**	**PCR_EN_TH_5 (R/W)**			**unsigned**
	15:8	0x000C	PCR_EN_TH_REL Parameter defines luminance relative saturation threshold where PCR enable starts. Final threshold is sum of absolute and relative part. Slope of enabling is defined with PCR_EN_K register. Increase to enable PCR at higher saturation values. Format: u0.8			ufixed8
	7:0	0x0001	PCR_EN_TH_ABS Parameter defines absolute saturation threshold where PCR enable starts. Final threshold is sum of absolute and relative part. Slope of enabling is defined with PCR_EN_K register. Increase to enable PCR at higher saturation values.			unsigned
R0x719E	**15:0**	**0x0C01**	**PCR_EN_TH_6 (R/W)**			**unsigned**
	15:8	0x000C	PCR_EN_TH_REL Parameter defines luminance relative saturation threshold where PCR enable starts. Final threshold is sum of absolute and relative part. Slope of enabling is defined with PCR_EN_K register. Increase to enable PCR at higher saturation values. Format: u0.8			ufixed8
	7:0	0x0001	PCR_EN_TH_ABS Parameter defines absolute saturation threshold where PCR enable starts. Final threshold is sum of absolute and relative part. Slope of enabling is defined with PCR_EN_K register. Increase to enable PCR at higher saturation values.			unsigned
R0x71A0	**15:0**	**0x0C01**	**PCR_EN_TH_7 (R/W)**			**unsigned**
	15:8	0x000C	PCR_EN_TH_REL Parameter defines luminance relative saturation threshold where PCR enable starts. Final threshold is sum of absolute and relative part. Slope of enabling is defined with PCR_EN_K register. Increase to enable PCR at higher saturation values. Format: u0.8			ufixed8
	7:0	0x0001	PCR_EN_TH_ABS Parameter defines absolute saturation threshold where PCR enable starts. Final threshold is sum of absolute and relative part. Slope of enabling is defined with PCR_EN_K register. Increase to enable PCR at higher saturation values.			unsigned

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x71A2	**15:0**	**0xA1DB**	**PCR_EN_K_0 (R/W)**			**unsigned**
	15:8	0x00A1	PCR_EN_K_REL Parameter defines luminance relative PCR enabling saturation slope. Final slope coefficient is sum of absolute and relative part. Increase to make slope steeper, to make transition range narrower. Format: u0.8			ufixed8
	7:0	0x00DB	PCR_EN_K_ABS Parameter defines absolute PCR enabling saturation slope. Final slope coefficient is sum of absolute and relative part. Increase to make slope steeper, to make transition range narrower. Format: u0.8			ufixed8
R0x71A4	**15:0**	**0x4079**	**PCR_EN_K_1 (R/W)**			**unsigned**
	15:8	0x0040	PCR_EN_K_REL Parameter defines luminance relative PCR enabling saturation slope. Final slope coefficient is sum of absolute and relative part. Increase to make slope steeper, to make transition range narrower. Format: u0.8			ufixed8
	7:0	0x0079	PCR_EN_K_ABS Parameter defines absolute PCR enabling saturation slope. Final slope coefficient is sum of absolute and relative part. Increase to make slope steeper, to make transition range narrower. Format: u0.8			ufixed8
R0x71A6	**15:0**	**0x1048**	**PCR_EN_K_2 (R/W)**			**unsigned**
	15:8	0x0010	PCR_EN_K_REL Parameter defines luminance relative PCR enabling saturation slope. Final slope coefficient is sum of absolute and relative part. Increase to make slope steeper, to make transition range narrower. Format: u0.8			ufixed8
	7:0	0x0048	PCR_EN_K_ABS Parameter defines absolute PCR enabling saturation slope. Final slope coefficient is sum of absolute and relative part. Increase to make slope steeper, to make transition range narrower. Format: u0.8			ufixed8
R0x71A8	**15:0**	**0x1048**	**PCR_EN_K_3 (R/W)**			**unsigned**
	15:8	0x0010	PCR_EN_K_REL Parameter defines luminance relative PCR enabling saturation slope. Final slope coefficient is sum of absolute and relative part. Increase to make slope steeper, to make transition range narrower. Format: u0.8			ufixed8
	7:0	0x0048	PCR_EN_K_ABS Parameter defines absolute PCR enabling saturation slope. Final slope coefficient is sum of absolute and relative part. Increase to make slope steeper, to make transition range narrower. Format: u0.8			ufixed8
R0x71AA	**15:0**	**0xA1DB**	**PCR_EN_K_4 (R/W)**			**unsigned**
	15:8	0x00A1	PCR_EN_K_REL Parameter defines luminance relative PCR enabling saturation slope. Final slope coefficient is sum of absolute and relative part. Increase to make slope steeper, to make transition range narrower. Format: u0.8			ufixed8
	7:0	0x00DB	PCR_EN_K_ABS Parameter defines absolute PCR enabling saturation slope. Final slope coefficient is sum of absolute and relative part. Increase to make slope steeper, to make transition range narrower. Format: u0.8			ufixed8

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x71AC	**15:0**	**0xBAF4**	**PCR_EN_K_5 (R/W)**			**unsigned**
	15:8	0x00BA	PCR_EN_K_REL Parameter defines luminance relative PCR enabling saturation slope. Final slope coefficient is sum of absolute and relative part. Increase to make slope steeper, to make transition range narrower. Format: u0.8			ufixed8
	7:0	0x00F4	PCR_EN_K_ABS Parameter defines absolute PCR enabling saturation slope. Final slope coefficient is sum of absolute and relative part. Increase to make slope steeper, to make transition range narrower. Format: u0.8			ufixed8
R0x71AE	**15:0**	**0xBAF4**	**PCR_EN_K_6 (R/W)**			**unsigned**
	15:8	0x00BA	PCR_EN_K_REL Parameter defines luminance relative PCR enabling saturation slope. Final slope coefficient is sum of absolute and relative part. Increase to make slope steeper, to make transition range narrower. Format: u0.8			ufixed8
	7:0	0x00F4	PCR_EN_K_ABS Parameter defines absolute PCR enabling saturation slope. Final slope coefficient is sum of absolute and relative part. Increase to make slope steeper, to make transition range narrower. Format: u0.8			ufixed8
R0x71B0	**15:0**	**0xBAF4**	**PCR_EN_K_7 (R/W)**			**unsigned**
	15:8	0x00BA	PCR_EN_K_REL Parameter defines luminance relative PCR enabling saturation slope. Final slope coefficient is sum of absolute and relative part. Increase to make slope steeper, to make transition range narrower. Format: u0.8			ufixed8
	7:0	0x00F4	PCR_EN_K_ABS Parameter defines absolute PCR enabling saturation slope. Final slope coefficient is sum of absolute and relative part. Increase to make slope steeper, to make transition range narrower. Format: u0.8			ufixed8
R0x71B2	**15:0**	**0x4A20**	**PCR_DIS_TH (R/W)**			**unsigned**
	15:8	0x004A	PCR_DIS_TH_REL Parameter defines luminance relative saturation threshold where PCR disable starts. Final threshold is sum of absolute and relative part and should be greater then enabling threshold. Slope of disabling is defined with PCR_DIS_K register. Increase to disable PCR at higher saturation values. Format: u0.8			ufixed8
	7:0	0x0020	PCR_DIS_TH_ABS Parameter defines absolute saturation threshold where PCR disable starts. Final threshold is sum of absolute and relative part and should be greater then enabling threshold. Slope of disabling is defined with PCR_DIS_K register. Increase to disable PCR at higher saturation values.			unsigned
R0x71B4	**15:0**	**0x1720**	**PCR_DIS_K (R/W)**			**unsigned**
	15:8	0x0017	PCR_DIS_K_REL Parameter defines luminance relative PCR disabling saturation slope. Final slope coefficient is sum of absolute and relative part. Increase to make slope steeper, to make transition range narrower. Format: u0.8			ufixed8
	7:0	0x0020	PCR_DIS_K_ABS Parameter defines absolute PCR disabling saturation slope. Final slope coefficient is sum of absolute and relative part. Increase to make slope steeper, to make transition range narrower. Format: u0.8			ufixed8

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x71B6	**15:0**	**0x0000**	**SYNC_FIFO_TH0 (R/W)**			**unsigned**
	15:12	X	Undefined			
	11:0	0x0000	TH0 Sync FIFO th0.			unsigned
R0x71B8	**15:0**	**0x0002**	**SYNC_FIFO_TH1 (R/W)**			**unsigned**
	15:12	X	Undefined			
	11:0	0x0002	TH1 Sync FIFO th1.			unsigned
R0x71BA	**15:0**	**0x0004**	**SYNC_FIFO_TH2 (R/W)**			**unsigned**
	15:12	X	Undefined			
	11:0	0x0004	TH2 Sync FIFO th2.			unsigned
R0x71BC	**15:0**	**0x0011**	**SYNC_FIFO_THR (R/W)**			**unsigned**
	15:8	X	Undefined			
	7:0	0x0011	THR Sync FIFO relative edge threshold.			unsigned
R0x71BE	**15:0**	**0x00A8**	**BL_OFF (R/W)**			**signed**
	15:13	X	Undefined			
	12:0	0x00A8	BL_OFF Black level offset in s12 format. Format: s12			signed
	Black level offset in s12 format.					
R0x71C0	**15:0**	**0x0300**	**APERTURE_VALUE (R/W)**			**fixed8**
	This register specifies lens system aperture value as APEX s7.8 number. Format: s7.8					
R0x71C2	**15:0**	**0x03C0**	**SENSOR_VALUE (R/W)**			**fixed8**
	This register specifies sensor value as APEX s7.8 number (at 1x gain). Format: s7.8					
R0x71C4	**15:0**	**0x0000**	**SENSOR_VALUE_OFF (R/W)**			**fixed8**
	This register specifies minimal sensor value offset (gain) as APEX s7.8 number. Format: s7.8					
R0x71C8	**15:0**	**0x0000**	**EDGE_RATIO (R/W)**			**fixed14**
	Value defines mixing ratio between middle frequency and high frequency edge detectors. Increase to increase high frequency detector weight. Valid range is between 0.0 and 1.0. Format: s1.14					
R0x71CA	**15:0**	**0x0200**	**EDGE_WINDOW_BW (R/W)**			**fixed14**
	Value defines relative edge window statistics border width. Increase to make edges of the window less sharp. Valid range is between 0.0 and 1.0. Format: s1.14					
R0x71CC	**15:0**	**0x1403**	**EDGE_WINDOW_TH (R/W)**			**unsigned**
	15:8	0x0014	REL This field specifies the relative value of edge window threshold. Format: u0.8			ufixed8
	7:0	0x0003	ABS This field specifies the absolute value of edge window threshold.			unsigned
R0x71CE	**15:0**	**0x0010**	**OVERLAP (R/W)**			**unsigned**
	This register defines the image processing strip overlap region width.					

Table 20. BASIC IQ REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x71D0	15:0	0x0000	CDENOISE_VALUE (R/W)			fixed12
			This register controls chroma denoise strength application algorithm. This algorithm applies the chroma denoise strength according to the scene brightness value and noise value of the sensor. Bigger values means more denoise, smaller values means less denoise. Format: s3.12			
R0x71D2	15:0	0x0000	CDENOISE_BIAS (R/W)			fixed12
			This register controls the chroma denoise strength application algorithm. This algorithm applies the chroma denoise strength according to the scene brightness value and noise value of the sensor. Bigger values means more denoise, smaller values means less denoise. Format: s3.12			
R0x71D4	15:0	0x0000	BL_OFF_BIAS_0 (R/W)			fixed14
			Black level offset bias for Gr, R, B, Gb (long and short) channels, respectively, in s1.14 format. Format: s1.14			
R0x71D6	15:0	0x0000	BL_OFF_BIAS_1 (R/W)			fixed14
			Black level offset bias for Gr, R, B, Gb (long and short) channels, respectively, in s1.14 format. Format: s1.14			
R0x71D8	15:0	0x0000	BL_OFF_BIAS_2 (R/W)			fixed14
			Black level offset bias for Gr, R, B, Gb (long and short) channels, respectively, in s1.14 format. Format: s1.14			
R0x71DA	15:0	0x0000	BL_OFF_BIAS_3 (R/W)			fixed14
			Black level offset bias for Gr, R, B, Gb (long and short) channels, respectively, in s1.14 format. Format: s1.14			
R0x71DC	15:0	0x0000	BL_OFF_BIAS_4 (R/W)			fixed14
			Black level offset bias for Gr, R, B, Gb (long and short) channels, respectively, in s1.14 format. Format: s1.14			
R0x71DE	15:0	0x0000	BL_OFF_BIAS_5 (R/W)			fixed14
			Black level offset bias for Gr, R, B, Gb (long and short) channels, respectively, in s1.14 format. Format: s1.14			
R0x71E0	15:0	0x0000	BL_OFF_BIAS_6 (R/W)			fixed14
			Black level offset bias for Gr, R, B, Gb (long and short) channels, respectively, in s1.14 format. Format: s1.14			
R0x71E2	15:0	0x0000	BL_OFF_BIAS_7 (R/W)			fixed14
			Black level offset bias for Gr, R, B, Gb (long and short) channels, respectively, in s1.14 format. Format: s1.14			

Table 21. BASIC STANDBY REGISTERS

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0xFFFE	**15:0**	**0x0000**	**STANDBY (R/W)**			**unsigned**
	15:1	X	Undefined			
	0	0x0000	STANDBY This puts AP1302 to standby mode. Entering standby mode reset all engines inside the AP1302 except the GPIO engine. Note that entering standby mode using this bit is the same as entering standby mode using STANDBY pin, except that with the use of this bit the IO state is not latched in IO voltage domain. 0x0 = normal operation 0x1 = standby			unsigned
	This puts AP1302 to standby mode. Entering standby mode reset all engines inside the AP1302 except the GPIO engine. Note that entering standby mode using this bit is the same as entering standby mode using STANDBY pin, except that with the use of this bit the IO state is not latched in IO voltage domain. 0x0 = normal operation 0x1 = standby					

Table 22. ADV_GPIO

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x002A0000	**31:0**	**0x00000490**	**ADV_GPIO_DO (R/W)**			**unsigned**
	31:16	X	Undefined			
	15:0	0x0490	DO This filed defines the output value of the GPIO[20:0] pins: 0 = driving 0 1 = driving 1 Note that this filed is only relevant when corresponding GPIO_DIR[15:0] is set.			unsigned
R0x002A0004	**31:0**	**0x00000692**	**ADV_GPIO_DIR (R/W)**			**unsigned**
	31:16	X	Undefined			
	15:0	0x0692	DIR This filed defines the direction of the GPIO[20:0] pins: 0 = input 1 = output			unsigned
R0x002A0008	**31:0**	**0x00000000**	**ADV_GPIO_DI (R/W)**			**unsigned**
	31:16	X	Undefined			
	15:0	0x0000	DI This filed reflects the state of the GPIO[20:0] pins.			unsigned
R0x002A000C	**31:0**	**0x00000000**	**ADV_GPIO_MODE (R/W)**			**unsigned**
	31:16	X	Undefined			
	15:0	0x0000	MODE This filed defines the function of the GPIO[20:0] pins: 0 = GPIO function 1 = Cyclic generator (PWM) function			unsigned
R0x002A0010	**31:0**	**0x00000000**	**ADV_GPIO_CNT_CTL (R/W)**			**unsigned**
	31:3	X	Undefined			
	2	0x00	CNT_2_EN If this bit is set, counter 2 is enabled.			unsigned
	1	0x00	CNT_1_EN If this bit is set, counter 1 is enabled.			unsigned
	0	0x00	CNT_0_EN If this bit is set, counter 0 is enabled.			unsigned

Table 22. ADV_GPIO

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x002A0020	**31:0**	**0x00000000**	**ADV_GPIO_CNT0 (R/W)**			**unsigned**
	31:0	0x00000000	CNT_0 If GPIO_CNT_CTL[cnt_0_en] bit is set, counter 0 will count up until value GPIO_CMP_0_7 is reached. When value GPIO_CMP_0_7 is reached, counter 0 will start counting from 0.			unsigned
R0x002A0024	**31:0**	**0x00000000**	**ADV_GPIO_CNT1 (R/W)**			**unsigned**
	31:0	0x00000000	CNT_1 If GPIO_CNT_CTL[cnt_1_en] bit is set, counter 1 will count up until value GPIO_CMP_1_7 is reached. When value GPIO_CMP_1_7 is reached, counter 1 will start counting from 0.			unsigned
R0x002A0028	**31:0**	**0x00000000**	**ADV_GPIO_CNT2 (R/W)**			**unsigned**
	31:0	0x00000000	CNT_2 If GPIO_CNT_CTL[cnt_2_en] bit is set, counter 2 will count up until value GPIO_CMP_2_7 is reached. When value GPIO_CMP_2_7 is reached, counter 2 will start counting from 0.			unsigned
R0x002A0030	**31:0**	**0x00000000**	**ADV_GPIO_DAT0 (R/W)**			**unsigned**
	31:0	0x00000000	DAT_0			unsigned
R0x002A0034	**31:0**	**0x00000000**	**ADV_GPIO_DAT1 (R/W)**			**unsigned**
	31:0	0x00000000	DAT_1			unsigned
R0x002A0038	**31:0**	**0x00000000**	**ADV_GPIO_DAT2 (R/W)**			**unsigned**
	31:0	0x00000000	DAT_2			unsigned
R0x002A0040	**31:0**	**0x00000000**	**ADV_GPIO_CMP0_0 (R/W)**			**unsigned**
	31:0	0x00000000	CMP_0_0			unsigned
R0x002A0044	**31:0**	**0x00000000**	**ADV_GPIO_CMP0_1 (R/W)**			**unsigned**
	31:0	0x00000000	CMP_0_1			unsigned
R0x002A0048	**31:0**	**0x00000000**	**ADV_GPIO_CMP0_2 (R/W)**			**unsigned**
	31:0	0x00000000	CMP_0_2			unsigned
R0x002A004C	**31:0**	**0x00000000**	**ADV_GPIO_CMP0_3 (R/W)**			**unsigned**
	31:0	0x00000000	CMP_0_3			unsigned
R0x002A0050	**31:0**	**0x00000000**	**ADV_GPIO_CMP0_4 (R/W)**			**unsigned**
	31:0	0x00000000	CMP_0_4			unsigned
R0x002A0054	**31:0**	**0x00000000**	**ADV_GPIO_CMP0_5 (R/W)**			**unsigned**
	31:0	0x00000000	CMP_0_5			unsigned
R0x002A0058	**31:0**	**0x00000000**	**ADV_GPIO_CMP0_6 (R/W)**			**unsigned**
	31:0	0x00000000	CMP_0_6			unsigned
R0x002A005C	**31:0**	**0x00000000**	**ADV_GPIO_CMP0_7 (R/W)**			**unsigned**
	31:0	0x00000000	CMP_0_7			unsigned
R0x002A0060	**31:0**	**0x00000000**	**ADV_GPIO_CMP1_0 (R/W)**			**unsigned**
	31:0	0x00000000	CMP_1_0			unsigned
R0x002A0064	**31:0**	**0x00000000**	**ADV_GPIO_CMP1_1 (R/W)**			**unsigned**
	31:0	0x00000000	CMP_1_1			unsigned
R0x002A0068	**31:0**	**0x00000000**	**ADV_GPIO_CMP1_2 (R/W)**			**unsigned**
	31:0	0x00000000	CMP_1_2			unsigned

Table 22. ADV_GPIO

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x002A006C	**31:0**	**0x00000000**	**ADV_GPIO_CMP1_3 (R/W)**			**unsigned**
	31:0	0x00000000	CMP_1_3			unsigned
R0x002A0070	**31:0**	**0x00000000**	**ADV_GPIO_CMP1_4 (R/W)**			**unsigned**
	31:0	0x00000000	CMP_1_4			unsigned
R0x002A0074	**31:0**	**0x00000000**	**ADV_GPIO_CMP1_5 (R/W)**			**unsigned**
	31:0	0x00000000	CMP_1_5			unsigned
R0x002A0078	**31:0**	**0x00000000**	**ADV_GPIO_CMP1_6 (R/W)**			**unsigned**
	31:0	0x00000000	CMP_1_6			unsigned
R0x002A007C	**31:0**	**0x00000000**	**ADV_GPIO_CMP1_7 (R/W)**			**unsigned**
	31:0	0x00000000	CMP_1_7			unsigned
R0x002A0080	**31:0**	**0x00000000**	**ADV_GPIO_CMP2_0 (R/W)**			**unsigned**
	31:0	0x00000000	CMP_2_0			unsigned
R0x002A0084	**31:0**	**0x00000000**	**ADV_GPIO_CMP2_1 (R/W)**			**unsigned**
	31:0	0x00000000	CMP_2_1			unsigned
R0x002A0088	**31:0**	**0x00000000**	**ADV_GPIO_CMP2_2 (R/W)**			**unsigned**
	31:0	0x00000000	CMP_2_2			unsigned
R0x002A008C	**31:0**	**0x00000000**	**ADV_GPIO_CMP2_3 (R/W)**			**unsigned**
	31:0	0x00000000	CMP_2_3			unsigned
R0x002A0090	**31:0**	**0x00000000**	**ADV_GPIO_CMP2_4 (R/W)**			**unsigned**
	31:0	0x00000000	CMP_2_4			unsigned
R0x002A0094	**31:0**	**0x00000000**	**ADV_GPIO_CMP2_5 (R/W)**			**unsigned**
	31:0	0x00000000	CMP_2_5			unsigned
R0x002A0098	**31:0**	**0x00000000**	**ADV_GPIO_CMP2_6 (R/W)**			**unsigned**
	31:0	0x00000000	CMP_2_6			unsigned
R0x002A009C	**31:0**	**0x00000000**	**ADV_GPIO_CMP2_7 (R/W)**			**unsigned**
	31:0	0x00000000	CMP_2_7			unsigned
R0x002A00A0	**31:0**	**0x00000000**	**ADV_GPIO_PIN_INTE (R/W)**			**unsigned**
	31:16	X	Undefined			
	15:0	0x0000	PIN_INTE			unsigned
R0x002A00A4	**31:0**	**0x00000000**	**ADV_GPIO_PIN_INTS (RWC)**			**unsigned**
	31:16	X	Undefined			
	15:0	0x0000	PIN_INTS			unsigned
R0x002A00A8	**31:0**	**0x00000000**	**ADV_GPIO_CNT_INTE (R/W)**			**unsigned**
	31:24	X	Undefined			
	23:0	0x00000000	CNT_INTE			unsigned
R0x002A00AC	**31:0**	**0x00000000**	**ADV_GPIO_CNT_INTS (RWC)**			**unsigned**
	31:24	X	Undefined			
	23:0	0x00000000	CNT_INTS			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00800000	**31:0**	**0x00000000**	**ADV_PATH_HINF_DEMUX (R/W)**			**unsigned**
	31:1	X	Undefined			
	0	0x00	DEMUX_SEL_HINF			unsigned
R0x00800004	**31:0**	**0x00000000**	**ADV_PATH_HINF_SWITCH (R/W)**			**unsigned**
	31:1	X	Undefined			
	0	0x00	SWITCH_INTERLEAVE			unsigned
R0x00810000	**31:0**	**0x00000000**	**ADV_INTERLEAVE_CTRL (R/W)**			**unsigned**
	31:8	X	Undefined			
	7	0x00	BLOCK_TOGGLE_EN			unsigned
	6	0x00	ID_EN			unsigned
	5	0x00	IN_SEL			unsigned
	4	0x00	MODE_TOGGLE_EN			unsigned
	3:2	X	Undefined			
	1:0	0x00	MODE			unsigned
R0x00810004	**31:0**	**0x00000000**	**ADV_INTERLEAVE_SIZE_0 (R/W)**			**unsigned**
	31	X	Undefined			
	30:0	0x00000000	IN_0_SIZE			unsigned
R0x00810008	**31:0**	**0x00000000**	**ADV_INTERLEAVE_SIZE_1 (R/W)**			**unsigned**
	31	X	Undefined			
	30:0	0x00000000	IN_1_SIZE			unsigned
R0x0081000C	**31:0**	**0x00000000**	**ADV_INTERLEAVE_IN_CTRL (R/W)**			**unsigned**
	31:8	X	Undefined			
	7	0x00	IN_1_GATE_LAST			unsigned
	6	0x00	IN_0_GATE_LAST			unsigned
	5	0x00	IN_1_FV_EN			unsigned
	4	0x00	IN_0_FV_EN			unsigned
	3	0x00	IN_1_OVERRUN_EN			unsigned
	2	0x00	IN_0_OVERRUN_EN			unsigned
	1	0x00	IN_1_PADD_EN			unsigned
	0	0x00	IN_0_PADD_EN			unsigned
R0x00810010	**31:0**	**0x00000000**	**ADV_INTERLEAVE_ID (R/W)**			**unsigned**
	31:16	0x00000000	IN_1_ID			unsigned
	15:0	0x0000	IN_0_ID			unsigned
R0x00810014	**31:0**	**0x00000000**	**ADV_INTERLEAVE_TH (R/W)**			**unsigned**
	31:16	0x00000000	IN_1_TH			unsigned
	15:0	0x0000	IN_0_TH			unsigned
R0x00810018	**31:0**	**0x00000000**	**ADV_INTERLEAVE_BLOCK_SIZE (R/W)**			**unsigned**
	31:16	0x00000000	IN_1_BLOCK_SIZE			unsigned
	15:0	0x0000	IN_0_BLOCK_SIZE			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00810020	**31:0**	**0x00000000**	**ADV_INTERLEAVE_IN_0_CNT (RO)**			**unsigned**
	31	X	Undefined			
	30:0	RO	IN_0_CNT			unsigned
R0x00810024	**31:0**	**0x00000000**	**ADV_INTERLEAVE_IN_0_CNT_PREV (RO)**			**unsigned**
	31	X	Undefined			
	30:0	RO	IN_0_CNT_PREV			unsigned
R0x00810028	**31:0**	**0x00000000**	**ADV_INTERLEAVE_IN_1_CNT (RO)**			**unsigned**
	31	X	Undefined			
	30:0	RO	IN_1_CNT			unsigned
R0x0081002C	**31:0**	**0x00000000**	**ADV_INTERLEAVE_IN_1_CNT_PREV (RO)**			**unsigned**
	31	X	Undefined			
	30:0	RO	IN_1_CNT_PREV			unsigned
R0x00810030	**31:0**	**0x00000000**	**ADV_INTERLEAVE_OUT_0_CNT (RO)**			**unsigned**
	31	X	Undefined			
	30:0	RO	OUT_0_CNT			unsigned
R0x00810034	**31:0**	**0x00000000**	**ADV_INTERLEAVE_OUT_0_CNT_PREV (RO)**			**unsigned**
	31	X	Undefined			
	30:0	RO	OUT_0_CNT_PREV			unsigned
R0x00810038	**31:0**	**0x00000000**	**ADV_INTERLEAVE_OUT_1_CNT (RO)**			**unsigned**
	31	X	Undefined			
	30:0	RO	OUT_1_CNT			unsigned
R0x0081003C	**31:0**	**0x00000000**	**ADV_INTERLEAVE_OUT_1_CNT_PREV (RO)**			**unsigned**
	31	X	Undefined			
	30:0	RO	OUT_1_CNT_PREV			unsigned
R0x00810040	**31:0**	**0x00000000**	**ADV_INTERLEAVE_FIFO_0_RP (RO)**			**unsigned**
	31:16	X	Undefined			
	15:0	RO	FIFO_0_RP			unsigned
R0x00810044	**31:0**	**0x00000000**	**ADV_INTERLEAVE_FIFO_0_WP (RO)**			**unsigned**
	31:16	X	Undefined			
	15:0	RO	FIFO_0_WP			unsigned
R0x00810048	**31:0**	**0x00000000**	**ADV_INTERLEAVE_FIFO_0_LEVEL (RO)**			**unsigned**
	31:16	X	Undefined			
	15:0	RO	FIFO_0_LEVEL			unsigned
R0x0081004C	**31:0**	**0x00000000**	**ADV_INTERLEAVE_FIFO_0_HALT (R/W)**			**unsigned**
	31:4	X	Undefined			
	3:0	0x00	FIFO_0_HALT			unsigned
R0x00810050	**31:0**	**0x00000000**	**ADV_INTERLEAVE_FIFO_1_RP (RO)**			**unsigned**
	31:16	X	Undefined			
	15:0	RO	FIFO_1_RP			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00810054	**31:0**	**0x00000000**	**ADV_INTERLEAVE_FIFO_1_WP (RO)**			**unsigned**
	31:16	X	Undefined			
	15:0	RO	FIFO_1_WP			unsigned
R0x00810058	**31:0**	**0x00000000**	**ADV_INTERLEAVE_FIFO_1_LEVEL (RO)**			**unsigned**
	31:16	X	Undefined			
	15:0	RO	FIFO_1_LEVEL			unsigned
R0x0081005C	**31:0**	**0x00000000**	**ADV_INTERLEAVE_FIFO_1_HALT (R/W)**			**unsigned**
	31:4	X	Undefined			
	3:0	0x00	FIFO_1_HALT			unsigned
R0x00830000	**31:0**	**0x00000000**	**ADV_HINF_BT656_CTL (R/W)**			**unsigned**
	31:30	X	Undefined			
	29:14	0x00000000	BUFFER_LEVEL			unsigned
	13:8	X	Undefined			
	7	0x00	OUT_10BIT_EN			unsigned
	6	0x00	REPLACE_EN			unsigned
	5	0x00	OUT_16BIT_EN			unsigned
	4	0x00	OUT_16BIT_LE			unsigned
	3	0x00	FV_POL			unsigned
	2	0x00	LV_POL			unsigned
	1	0x00	OE			unsigned
	0	0x00	SPOOF_ENABLED			unsigned
R0x00830004	**31:0**	**0x00000000**	**ADV_HINF_BT656_CLK (R/W)**			**unsigned**
	31:3	X	Undefined			
	2	0x00	PCLK_NOFV_ENABLE			unsigned
	1	0x00	PCLK_NODATA_ENABLE			unsigned
	0	0x00	CLGEN_HOST_CLK_EDGE			unsigned
R0x00830008	**31:0**	**0x00000000**	**ADV_HINF_BT656_PADD_SIZE (R/W)**			**unsigned**
	31	0x00000000	PADD_HEIGHT_EN			unsigned
	30:0	0x00000000	PADD_SIZE			unsigned
R0x0083000C	**31:0**	**0x00000000**	**ADV_HINF_BT656_SS_SIZE (R/W)**			**unsigned**
	31:0	0x00000000	SS_SIZE			unsigned
R0x00830010	**31:0**	**0x00000000**	**ADV_HINF_BT656_REPLACE_DAT (R/W)**			**unsigned**
	31:0	0x00000000	REPLACE_DAT			unsigned
R0x00830014	**31:0**	**0x00000000**	**ADV_HINF_BT656_FMT0 (R/W)**			**unsigned**
	31:16	0x00000000	FV_LV			unsigned
	15:0	0x0000	LV_FV			unsigned
R0x00830018	**31:0**	**0x00000000**	**ADV_HINF_BT656_FMT1 (R/W)**			**unsigned**
	31:16	0x00000000	MIN_LV_LV			unsigned
	15:0	0x0000	MIN_FV_FV			unsigned
R0x0083001C	**31:0**	**0x00000000**	**ADV_HINF_BT656_SPOOF_WIDTH (R/W)**			**unsigned**
	31:0	0x00000000	FRAME_WIDTH			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00830020	**31:0**	**0x00000000**	**ADV_HINF_BT656_BYTE_CNT_OUT (RO)**			**unsigned**
	31:0	RO	BYTE_CNT_OUT			unsigned
R0x00840000	**31:0**	**0x00001F00**	**ADV_HINF_MIPI_CTL (R/W)**			**unsigned**
	31:29	X	Undefined			
	28	0x00000000	ULP_MANUAL_3			unsigned
	27	0x00000000	ULP_MANUAL_2			unsigned
	26	0x00000000	ULP_MANUAL_1			unsigned
	25	0x00000000	ULP_MANUAL_0			unsigned
	24:21	X	Undefined			
	20	0x00000000	ULP_AUTO_3			unsigned
	19	0x00000000	ULP_AUTO_2			unsigned
	18	0x00000000	ULP_AUTO_1			unsigned
	17	0x00000000	ULP_AUTO_0			unsigned
	16:13	X	Undefined			
	12	0x0001	SHUTDOWN_CLK			unsigned
	11	0x0001	SHUTDOWN_3			unsigned
	10	0x0001	SHUTDOWN_2			unsigned
	9	0x0001	SHUTDOWN_1			unsigned
	8	0x0001	SHUTDOWN_0			unsigned
	7	0x00	DATA_STROBE			unsigned
	6:4	X	Undefined			
	3:0	0x00	LANE_SEL			unsigned
R0x00840004	**31:0**	**0x00000000**	**ADV_HINF_MIPI_LP (R/W)**			**unsigned**
	31:24	X	Undefined			
	23:16	0x00000000	SAMPLING_DIV			unsigned
	15:13	X	Undefined			
	12:8	0x0000	SAMPLE_NR			unsigned
	7:5	X	Undefined			
	4:0	0x00	SAMPLE_TRESHOLD			unsigned
R0x00840008	**31:0**	**0x00000000**	**ADV_HINF_MIPI_T0 (R/W)**			**unsigned**
	31:24	0x00000000	T_LPX			unsigned
	23:16	0x00000000	T_HS_PREPARE			unsigned
	15:8	0x0000	T_HS_ZERO			unsigned
	7:0	0x00	T_HS_TRAIL			unsigned
R0x0084000C	**31:0**	**0x00000000**	**ADV_HINF_MIPI_T1 (R/W)**			**unsigned**
	31:24	X	Undefined			
	23:16	0x00000000	T_TA_GO			unsigned
	15:8	0x0000	T_TA_GET			unsigned
	7:0	0x00	T_CLK_TRAIL			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00840010	**31:0**	**0x00000000**	**ADV_HINF_MIPI_T2 (R/W)**			**unsigned**
	31:24	X	Undefined			
	23:16	0x00000000	T_HS_SETTLE			unsigned
	15:0	0x0000	T_HS_EXIT			unsigned
R0x00840014	**31:0**	**0x00000000**	**ADV_HINF_MIPI_T3 (R/W)**			**unsigned**
	31:24	X	Undefined			
	23:16	0x00000000	T_CLK_ZERO			unsigned
	15:8	0x0000	T_CLK_PRE			unsigned
	7:0	0x00	T_CLK_POST			unsigned
R0x00840018	**31:0**	**0x00000000**	**ADV_HINF_MIPI_T4 (R/W)**			**unsigned**
	31:24	0x00000000	T_TA_SURE			unsigned
	23:20	X	Undefined			
	19:0	0x00000000	T_WAKEUP			unsigned
R0x0084001C	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_DESC00 (R/W)**			**unsigned**
	31	0x00000000	FRM0_USE_T_IPG_TLPX_0			unsigned
	30:29	0x00000000	FRM0_ID_0			unsigned
	28:23	0x00000000	FRM0_TYPE_0			unsigned
	22:20	X	Undefined			
	19:16	0x00000000	FRM0_INCR_0			unsigned
	15:9	X	Undefined			
	8	0x0000	FRM0_LAST_0			unsigned
	7:3	X	Undefined			
	2:0	0x00	FRM0_NEXT_0			unsigned
R0x00840020	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_DESC01 (R/W)**			**unsigned**
	31:16	0x00000000	FRM0_PAC_LEN_0			unsigned
	15:0	0x0000	FRM0_PAC_NR_0			unsigned
R0x00840024	**31:0**	**0x00010000**	**ADV_HINF_MIPI_FRM0_DESC02 (R/W)**			**unsigned**
	31:16	0x00000001	FRM0_TRESHOLD_0			unsigned
	15:0	RO	FRM0_PAC_CNT_0			unsigned
R0x00840028	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_DESC10 (R/W)**			**unsigned**
	31	0x00000000	FRM0_USE_T_IPG_TLPX_1			unsigned
	30:29	0x00000000	FRM0_ID_1			unsigned
	28:23	0x00000000	FRM0_TYPE_1			unsigned
	22:20	X	Undefined			
	19:16	0x00000000	FRM0_INCR_1			unsigned
	15:9	X	Undefined			
	8	0x0000	FRM0_LAST_1			unsigned
	7:3	X	Undefined			
	2:0	0x00	FRM0_NEXT_1			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0084002C	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_DESC11 (R/W)**			**unsigned**
	31:16	0x00000000	FRM0_PAC_LEN_1			unsigned
	15:0	0x0000	FRM0_PAC_NR_1			unsigned
R0x00840030	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_DESC12 (R/W)**			**unsigned**
	31:16	0x00000000	FRM0_TRESHOLD_1			unsigned
	15:0	RO	FRM0_PAC_CNT_1			unsigned
R0x00840034	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_DESC20 (R/W)**			**unsigned**
	31	0x00000000	FRM0_USE_T_IPG_TLPX_2			unsigned
	30:29	0x00000000	FRM0_ID_2			unsigned
	28:23	0x00000000	FRM0_TYPE_2			unsigned
	22:20	X	Undefined			
	19:16	0x00000000	FRM0_INCR_2			unsigned
	15:9	X	Undefined			
	8	0x0000	FRM0_LAST_2			unsigned
	7:3	X	Undefined			
	2:0	0x00	FRM0_NEXT_2			unsigned
R0x00840038	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_DESC21 (R/W)**			**unsigned**
	31:16	0x00000000	FRM0_PAC_LEN_2			unsigned
	15:0	0x0000	FRM0_PAC_NR_2			unsigned
R0x0084003C	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_DESC22 (R/W)**			**unsigned**
	31:16	0x00000000	FRM0_TRESHOLD_2			unsigned
	15:0	RO	FRM0_PAC_CNT_2			unsigned
R0x00840040	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_DESC30 (R/W)**			**unsigned**
	31	0x00000000	FRM0_USE_T_IPG_TLPX_3			unsigned
	30:29	0x00000000	FRM0_ID_3			unsigned
	28:23	0x00000000	FRM0_TYPE_3			unsigned
	22:20	X	Undefined			
	19:16	0x00000000	FRM0_INCR_3			unsigned
	15:9	X	Undefined			
	8	0x0000	FRM0_LAST_3			unsigned
	7:3	X	Undefined			
	2:0	0x00	FRM0_NEXT_3			unsigned
R0x00840044	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_DESC31 (R/W)**			**unsigned**
	31:16	0x00000000	FRM0_PAC_LEN_3			unsigned
	15:0	0x0000	FRM0_PAC_NR_3			unsigned
R0x00840048	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_DESC32 (R/W)**			**unsigned**
	31:16	0x00000000	FRM0_TRESHOLD_3			unsigned
	15:0	RO	FRM0_PAC_CNT_3			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0084004C	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_DESC40 (R/W)**			**unsigned**
	31	0x00000000	FRM0_USE_T_IPG_TLPX_4			unsigned
	30:29	0x00000000	FRM0_ID_4			unsigned
	28:23	0x00000000	FRM0_TYPE_4			unsigned
	22:20	X	Undefined			
	19:16	0x00000000	FRM0_INCR_4			unsigned
	15:9	X	Undefined			
	8	0x0000	FRM0_LAST_4			unsigned
	7:3	X	Undefined			
	2:0	0x00	FRM0_NEXT_4			unsigned
R0x00840050	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_DESC41 (R/W)**			**unsigned**
	31:16	0x00000000	FRM0_PAC_LEN_4			unsigned
	15:0	0x0000	FRM0_PAC_NR_4			unsigned
R0x00840054	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_DESC42 (R/W)**			**unsigned**
	31:16	0x00000000	FRM0_TRESHOLD_4			unsigned
	15:0	RO	FRM0_PAC_CNT_4			unsigned
R0x00840058	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_DESC50 (R/W)**			**unsigned**
	31	0x00000000	FRM0_USE_T_IPG_TLPX_5			unsigned
	30:29	0x00000000	FRM0_ID_5			unsigned
	28:23	0x00000000	FRM0_TYPE_5			unsigned
	22:20	X	Undefined			
	19:16	0x00000000	FRM0_INCR_5			unsigned
	15:9	X	Undefined			
	8	0x0000	FRM0_LAST_5			unsigned
	7:3	X	Undefined			
	2:0	0x00	FRM0_NEXT_5			unsigned
R0x0084005C	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_DESC51 (R/W)**			**unsigned**
	31:16	0x00000000	FRM0_PAC_LEN_5			unsigned
	15:0	0x0000	FRM0_PAC_NR_5			unsigned
R0x00840060	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_DESC52 (R/W)**			**unsigned**
	31:16	0x00000000	FRM0_TRESHOLD_5			unsigned
	15:0	RO	FRM0_PAC_CNT_5			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00840064	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_DESC60 (R/W)**			**unsigned**
	31	0x00000000	FRM0_USE_T_IPG_TLPX_6			unsigned
	30:29	0x00000000	FRM0_ID_6			unsigned
	28:23	0x00000000	FRM0_TYPE_6			unsigned
	22:20	X	Undefined			
	19:16	0x00000000	FRM0_INCR_6			unsigned
	15:9	X	Undefined			
	8	0x0000	FRM0_LAST_6			unsigned
	7:3	X	Undefined			
	2:0	0x00	FRM0_NEXT_6			unsigned
R0x00840068	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_DESC61 (R/W)**			**unsigned**
	31:16	0x00000000	FRM0_PAC_LEN_6			unsigned
	15:0	0x0000	FRM0_PAC_NR_6			unsigned
R0x0084006C	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_DESC62 (R/W)**			**unsigned**
	31:16	0x00000000	FRM0_TRESHOLD_6			unsigned
	15:0	RO	FRM0_PAC_CNT_6			unsigned
R0x00840070	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_DESC70 (R/W)**			**unsigned**
	31	0x00000000	FRM0_USE_T_IPG_TLPX_7			unsigned
	30:29	0x00000000	FRM0_ID_7			unsigned
	28:23	0x00000000	FRM0_TYPE_7			unsigned
	22:20	X	Undefined			
	19:16	0x00000000	FRM0_INCR_7			unsigned
	15:9	X	Undefined			
	8	0x0000	FRM0_LAST_7			unsigned
	7:3	X	Undefined			
	2:0	0x00	FRM0_NEXT_7			unsigned
R0x00840074	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_DESC71 (R/W)**			**unsigned**
	31:16	0x00000000	FRM0_PAC_LEN_7			unsigned
	15:0	0x0000	FRM0_PAC_NR_7			unsigned
R0x00840078	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_DESC72 (R/W)**			**unsigned**
	31:16	0x00000000	FRM0_TRESHOLD_7			unsigned
	15:0	RO	FRM0_PAC_CNT_7			unsigned
R0x0084007C	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_PAD0 (R/W)**			**unsigned**
	31:16	0x00000000	FRM0_PADDING_LS			unsigned
	15:0	0x0000	FRM0_PADDING_LE			unsigned
R0x00840080	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM0_PAD1 (R/W)**			**unsigned**
	31:16	X	Undefined			
	15:0	0x0000	FRM0_PADDING_L			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00840084	**31:0**	**0x00033333**	**ADV_HINF_MIPI_PAD_DLY (R/W)**			**unsigned**
	31:18	X	Undefined			
	17	0x00000001	HS_EN_DLY_CLK			unsigned
	16	0x00000001	LP_EN_DLY_CLK			unsigned
	15:14	X	Undefined			
	13	0x0001	HS_EN_DLY_3			unsigned
	12	0x0001	LP_EN_DLY_3			unsigned
	11:10	X	Undefined			
	9	0x0001	HS_EN_DLY_2			unsigned
	8	0x0001	LP_EN_DLY_2			unsigned
	7:6	X	Undefined			
	5	0x01	HS_EN_DLY_1			unsigned
	4	0x01	LP_EN_DLY_1			unsigned
	3:2	X	Undefined			
	1	0x01	HS_EN_DLY_0			unsigned
	0	0x01	LP_EN_DLY_0			unsigned
R0x00840088	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM1_DESC00 (R/W)**			**unsigned**
	31	0x00000000	FRM1_USE_T_IPG_TLPX_0			unsigned
	30:29	0x00000000	FRM1_ID_0			unsigned
	28:23	0x00000000	FRM1_TYPE_0			unsigned
	22:20	X	Undefined			
	19:16	0x00000000	FRM1_INCR_0			unsigned
	15:9	X	Undefined			
	8	0x0000	FRM1_LAST_0			unsigned
	7:3	X	Undefined			
	2:0	0x00	FRM1_NEXT_0			unsigned
R0x0084008C	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM1_DESC01 (R/W)**			**unsigned**
	31:16	0x00000000	FRM1_PAC_LEN_0			unsigned
	15:0	0x0000	FRM1_PAC_NR_0			unsigned
R0x00840090	**31:0**	**0x00010000**	**ADV_HINF_MIPI_FRM1_DESC02 (R/W)**			**unsigned**
	31:16	0x00000001	FRM1_TRESHOLD_0			unsigned
	15:0	RO	FRM1_PAC_CNT_0			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00840094	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM1_DESC10 (R/W)**			**unsigned**
	31	0x00000000	FRM1_USE_T_IPG_TLPX_1			unsigned
	30:29	0x00000000	FRM1_ID_1			unsigned
	28:23	0x00000000	FRM1_TYPE_1			unsigned
	22:20	X	Undefined			
	19:16	0x00000000	FRM1_INCR_1			unsigned
	15:9	X	Undefined			
	8	0x0000	FRM1_LAST_1			unsigned
	7:3	X	Undefined			
	2:0	0x00	FRM1_NEXT_1			unsigned
R0x00840098	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM1_DESC11 (R/W)**			**unsigned**
	31:16	0x00000000	FRM1_PAC_LEN_1			unsigned
	15:0	0x0000	FRM1_PAC_NR_1			unsigned
R0x0084009C	**31:0**	**0x00010000**	**ADV_HINF_MIPI_FRM1_DESC12 (R/W)**			**unsigned**
	31:16	0x00000001	FRM1_TRESHOLD_1			unsigned
	15:0	RO	FRM1_PAC_CNT_1			unsigned
R0x008400A0	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM1_DESC20 (R/W)**			**unsigned**
	31	0x00000000	FRM1_USE_T_IPG_TLPX_2			unsigned
	30:29	0x00000000	FRM1_ID_2			unsigned
	28:23	0x00000000	FRM1_TYPE_2			unsigned
	22:20	X	Undefined			
	19:16	0x00000000	FRM1_INCR_2			unsigned
	15:9	X	Undefined			
	8	0x0000	FRM1_LAST_2			unsigned
	7:3	X	Undefined			
	2:0	0x00	FRM1_NEXT_2			unsigned
R0x008400A4	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM1_DESC21 (R/W)**			**unsigned**
	31:16	0x00000000	FRM1_PAC_LEN_2			unsigned
	15:0	0x0000	FRM1_PAC_NR_2			unsigned
R0x008400A8	**31:0**	**0x00010000**	**ADV_HINF_MIPI_FRM1_DESC22 (R/W)**			**unsigned**
	31:16	0x00000001	FRM1_TRESHOLD_2			unsigned
	15:0	RO	FRM1_PAC_CNT_2			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x008400AC	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM1_DESC30 (R/W)**			**unsigned**
	31	0x00000000	FRM1_USE_T_IPG_TLPX_3			unsigned
	30:29	0x00000000	FRM1_ID_3			unsigned
	28:23	0x00000000	FRM1_TYPE_3			unsigned
	22:20	X	Undefined			
	19:16	0x00000000	FRM1_INCR_3			unsigned
	15:9	X	Undefined			
	8	0x0000	FRM1_LAST_3			unsigned
	7:3	X	Undefined			
	2:0	0x00	FRM1_NEXT_3			unsigned
R0x008400B0	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM1_DESC31 (R/W)**			**unsigned**
	31:16	0x00000000	FRM1_PAC_LEN_3			unsigned
	15:0	0x0000	FRM1_PAC_NR_3			unsigned
R0x008400B4	**31:0**	**0x00010000**	**ADV_HINF_MIPI_FRM1_DESC32 (R/W)**			**unsigned**
	31:16	0x00000001	FRM1_TRESHOLD_3			unsigned
	15:0	RO	FRM1_PAC_CNT_3			unsigned
R0x008400B8	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM1_DESC40 (R/W)**			**unsigned**
	31	0x00000000	FRM1_USE_T_IPG_TLPX_4			unsigned
	30:29	0x00000000	FRM1_ID_4			unsigned
	28:23	0x00000000	FRM1_TYPE_4			unsigned
	22:20	X	Undefined			
	19:16	0x00000000	FRM1_INCR_4			unsigned
	15:9	X	Undefined			
	8	0x0000	FRM1_LAST_4			unsigned
	7:3	X	Undefined			
	2:0	0x00	FRM1_NEXT_4			unsigned
R0x008400BC	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM1_DESC41 (R/W)**			**unsigned**
	31:16	0x00000000	FRM1_PAC_LEN_4			unsigned
	15:0	0x0000	FRM1_PAC_NR_4			unsigned
R0x008400C0	**31:0**	**0x00010000**	**ADV_HINF_MIPI_FRM1_DESC42 (R/W)**			**unsigned**
	31:16	0x00000001	FRM1_TRESHOLD_4			unsigned
	15:0	RO	FRM1_PAC_CNT_4			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x008400C4	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM1_DESC50 (R/W)**			**unsigned**
	31	0x00000000	FRM1_USE_T_IPG_TLPX_5			unsigned
	30:29	0x00000000	FRM1_ID_5			unsigned
	28:23	0x00000000	FRM1_TYPE_5			unsigned
	22:20	X	Undefined			
	19:16	0x00000000	FRM1_INCR_5			unsigned
	15:9	X	Undefined			
	8	0x0000	FRM1_LAST_5			unsigned
	7:3	X	Undefined			
	2:0	0x00	FRM1_NEXT_5			unsigned
R0x008400C8	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM1_DESC51 (R/W)**			**unsigned**
	31:16	0x00000000	FRM1_PAC_LEN_5			unsigned
	15:0	0x0000	FRM1_PAC_NR_5			unsigned
R0x008400CC	**31:0**	**0x00010000**	**ADV_HINF_MIPI_FRM1_DESC52 (R/W)**			**unsigned**
	31:16	0x00000001	FRM1_TRESHOLD_5			unsigned
	15:0	RO	FRM1_PAC_CNT_5			unsigned
R0x008400D0	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM1_DESC60 (R/W)**			**unsigned**
	31	0x00000000	FRM1_USE_T_IPG_TLPX_6			unsigned
	30:29	0x00000000	FRM1_ID_6			unsigned
	28:23	0x00000000	FRM1_TYPE_6			unsigned
	22:20	X	Undefined			
	19:16	0x00000000	FRM1_INCR_6			unsigned
	15:9	X	Undefined			
	8	0x0000	FRM1_LAST_6			unsigned
	7:3	X	Undefined			
	2:0	0x00	FRM1_NEXT_6			unsigned
R0x008400D4	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM1_DESC61 (R/W)**			**unsigned**
	31:16	0x00000000	FRM1_PAC_LEN_6			unsigned
	15:0	0x0000	FRM1_PAC_NR_6			unsigned
R0x008400D8	**31:0**	**0x00010000**	**ADV_HINF_MIPI_FRM1_DESC62 (R/W)**			**unsigned**
	31:16	0x00000001	FRM1_TRESHOLD_6			unsigned
	15:0	RO	FRM1_PAC_CNT_6			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x008400DC	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM1_DESC70 (R/W)**			**unsigned**
	31	0x00000000	FRM1_USE_T_IPG_TLPX_7			unsigned
	30:29	0x00000000	FRM1_ID_7			unsigned
	28:23	0x00000000	FRM1_TYPE_7			unsigned
	22:20	X	Undefined			
	19:16	0x00000000	FRM1_INCR_7			unsigned
	15:9	X	Undefined			
	8	0x0000	FRM1_LAST_7			unsigned
	7:3	X	Undefined			
	2:0	0x00	FRM1_NEXT_7			unsigned
R0x008400E0	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM1_DESC71 (R/W)**			**unsigned**
	31:16	0x00000000	FRM1_PAC_LEN_7			unsigned
	15:0	0x0000	FRM1_PAC_NR_7			unsigned
R0x008400E4	**31:0**	**0x00010000**	**ADV_HINF_MIPI_FRM1_DESC72 (R/W)**			**unsigned**
	31:16	0x00000001	FRM1_TRESHOLD_7			unsigned
	15:0	RO	FRM1_PAC_CNT_7			unsigned
R0x008400E8	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM1_PAD0 (R/W)**			**unsigned**
	31:16	0x00000000	FRM1_PADDING_LS			unsigned
	15:0	0x0000	FRM1_PADDING_LE			unsigned
R0x008400EC	**31:0**	**0x00000000**	**ADV_HINF_MIPI_FRM1_PAD1 (R/W)**			**unsigned**
	31:16	X	Undefined			
	15:0	0x0000	FRM1_PADDING_L			unsigned
R0x008400F0	**31:0**	**0x00000000**	**ADV_HINF_MIPI_SG_CONFIGURATION (R/W)**			**unsigned**
	31:21	X	Undefined			
	20:17	0x00000000	SG_MODE_DAT			unsigned
	16	0x00000000	SG_MODE_CLK			unsigned
	15:13	X	Undefined			
	12:9	0x0000	SG_LOAD_DAT			unsigned
	8	0x0000	SG_LOAD_CLK			unsigned
	7:5	X	Undefined			
	4:1	0x00	SG_EN_DAT			unsigned
	0	0x00	SG_EN_CLK			unsigned
R0x008400F4	**31:0**	**0x00000000**	**ADV_HINF_MIPI_SG_INPUT_CLK (R/W)**			**unsigned**
	31:16	X	Undefined			
	15:0	0x0000	SG_IN_CLK			unsigned
R0x008400F8	**31:0**	**0x00000000**	**ADV_HINF_MIPI_SG_INPUT_DAT01 (R/W)**			**unsigned**
	31:16	0x00000000	SG_IN_DAT1			unsigned
	15:0	0x0000	SG_IN_DAT0			unsigned
R0x008400FC	**31:0**	**0x00000000**	**ADV_HINF_MIPI_SG_INPUT_DAT23 (R/W)**			**unsigned**
	31:16	0x00000000	SG_IN_DAT3			unsigned
	15:0	0x0000	SG_IN_DAT2			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00840100	**31:0**	**0x00000000**	**ADV_HINF_MIPI_T5 (R/W)**			**unsigned**
	31:20	X	Undefined			
	19:0	0x00000000	T_IPG_TLPX			unsigned
R0x00850000	**31:0**	**0x00000000**	**ADV_HINF_MIPI_INTERNAL_LANE_0_FIFO (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:0	0x00	LANE_0_FIFO Low Power Transmit/Receive FIFO: Reading this field extracts one byte from the Low Power Transmit/Receive FIFO. Write to this field inserts one byte in to the Low Power Transmit/Receive FIFO.			unsigned
R0x00850004	**31:0**	**0x00000001**	**ADV_HINF_MIPI_INTERNAL_LANE_0_FIFO_CTL (RWC)**			**unsigned**
	31:17	X	Undefined			
	16	0x00000000	LANE_0_CLR Writing 1 to this bit clears the contents of Low Power Transmit/Receive FIFO. Reading this bit always returns zero.			unsigned
	15:4	X	Undefined			
	3	RO	LANE_0_TX_END This bit signals the state of Low Power Transmitter. If lane is in escape mode and transmitter is in idle state (Transmission/Reception FIFO is empty and all transmission activity are ended) this bit is set to 1, otherwise it is set to 0.			unsigned
	2	0x00	LANE_0_OVF This bit is set whenever write to the Transmission/Reception FIFO is performed and FIFO is already full. The signal is set irrespectively of the source of the write access (CPU or Low Power Receiver). This bit is cleared by writing one to it.			unsigned
	1	RO	LANE_0_FULL This bit signals the state of Low Power Transmit/Receive FIFO. It is one when FIFO is full and zero otherwise.			unsigned
	0	RO	LANE_0_EMPTY This bit signals the state of Low Power Transmit/Receive FIFO. It is one when FIFO is empty and zero otherwise.			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00850008	**31:0**	**0x0000000-A**	**ADV_HINF_MIPI_INTERNAL_LANE_0_STAT (RWC)**			**unsigned**
	31:30	RO	LANE_0_ERR_LP_VAL Whenever error or abort condition is detected, this field is set to current Dp/Dn line values.			unsigned
	29:28	X	Undefined			
	27:24	RO	LANE_0_ERR_STATE Whenever error or abort condition is detected, this field is set to the current lane control state.			unsigned
	23:19	X	Undefined			
	18	0x00000000	LANE_0_ERROR This bit is set whenever illegal state is detected on the lane. This bit is cleared by writing 1 to it.			unsigned
	17	0x00000000	LANE_0_ABORT This bit is set whenever unexpected STOP condition is detected on the lane. This bit is cleared by writing 1 to it.			unsigned
	16	RO	LANE_0_STATE_CH Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, this bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this bit is set on every STATE field change. This bit is cleared by writing 1 to it.			unsigned
	15	0x0000	LANE_0_MATCH_EN Whenever STATE field becomes equal to MATCH field and this bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If this bit is cleared, STATE_CH bit is set on every STATE field change.			unsigned
	14:12	X	Undefined			
	11:8	0x0000	LANE_0_MATCH This field is used to track Lane Control State change. Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this field has no function.			unsigned
	7:6	RO	LANE_0_LP_VAL This field represents the state of the Dp/Dn lines after over-sampler.			unsigned
	5:4	X	Undefined			
	3:0	RO	LANE_0_STATE This field reflects the lane control state. 0x0 stop_s 0x1 hs_req_s 0x2 lp_req_s 0x3 hs_s 0x4 lp_s 0x5 esc_req_s 0x6 turn_req_s 0x7 esc_s 0x8 esc_0 0x9 esc_1 0xa turn_s 0xb turn_mark 0xc error_s			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0085000C	**31:0**	**0x00000000**	**ADV_HINF_MIPI_INTERNAL_LANE_0_CTL (RWC)**			**unsigned**
	31:18	X	Undefined			
	17	0x00000000	LANE_0_CONT This bit is set whenever different state of the lane than driving state is detected during Low Power mode, or state different than 2b00 is detected in High Speed mode. This bit is cleared by writing 1 to it.			unsigned
	16	0x00000000	LANE_0_MODE_CH This signal is set whenever lane mode is changed. The bit is cleared by writing 1 to it.			unsigned
	15:10	X	Undefined			
	9:8	0x0000	LANE_0_MODE_RQ This field instructs the lane control logic to go to the requested state. 00b: no request 01b: TURN ARROUND mode request 10b: ESCAPE mode request 11b: reserved, must not be used			unsigned
	7:2	X	Undefined			
	1:0	RO	LANE_0_MODE This field reflects the lane mode: 00b: STOP 01b: TURN ARROUND 10b: ESCAPE 11b: HIGH SPEED			unsigned
R0x00850020	**31:0**	**0x00000000**	**ADV_HINF_MIPI_INTERNAL_LANE_1_FIFO (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:0	0x00	LANE_1_FIFO Low Power Transmit/Receive FIFO: Reading this field extracts one byte from the Low Power Transmit/Receive FIFO. Write to this field inserts one byte in to the Low Power Transmit/Receive FIFO.			unsigned
R0x00850024	**31:0**	**0x00000001**	**ADV_HINF_MIPI_INTERNAL_LANE_1_FIFO_CTL (RWC)**			**unsigned**
	31:17	X	Undefined			
	16	0x00000000	LANE_1_CLR Writing 1 to this bit clears the contents of Low Power Transmit/Receive FIFO. Reading this bit always returns zero.			unsigned
	15:4	X	Undefined			
	3	RO	LANE_1_TX_END This bit signals the state of Low Power Transmitter. If lane is in escape mode and transmitter is in idle state (Transmission/Reception FIFO is empty and all transmission activity are ended) this bit is set to 1, otherwise it is set to 0.			unsigned
	2	0x00	LANE_1_OVF This bit is set whenever write to the Transmission/Reception FIFO is performed and FIFO is already full. The signal is set irrespectively of the source of the write access (CPU or Low Power Receiver). This bit is cleared by writing one to it.			unsigned
	1	RO	LANE_1_FULL This bit signals the state of Low Power Transmit/Receive FIFO. It is one when FIFO is full and zero otherwise.			unsigned
	0	RO	LANE_1_EMPTY This bit signals the state of Low Power Transmit/Receive FIFO. It is one when FIFO is empty and zero otherwise.			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00850028	**31:0**	**0x0000000-A**	**ADV_HINF_MIPI_INTERNAL_LANE_1_STAT (RWC)**			**unsigned**
	31:30	RO	LANE_1_ERR_LP_VAL Whenever error or abort condition is detected, this field is set to current Dp/Dn line values.			unsigned
	29:28	X	Undefined			
	27:24	RO	LANE_1_ERR_STATE Whenever error or abort condition is detected, this field is set to the current lane control state.			unsigned
	23:19	X	Undefined			
	18	0x00000000	LANE_1_ERROR This bit is set whenever illegal state is detected on the lane. This bit is cleared by writing 1 to it.			unsigned
	17	0x00000000	LANE_1_ABORT This bit is set whenever unexpected STOP condition is detected on the lane. This bit is cleared by writing 1 to it.			unsigned
	16	RO	LANE_1_STATE_CH Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, this bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this bit is set on every STATE field change. This bit is cleared by writing 1 to it.			unsigned
	15	0x0000	LANE_1_MATCH_EN Whenever STATE field becomes equal to MATCH field and this bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If this bit is cleared, STATE_CH bit is set on every STATE field change.			unsigned
	14:12	X	Undefined			
	11:8	0x0000	LANE_1_MATCH This field is used to track Lane Control State change. Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this field has no function.			unsigned
	7:6	RO	LANE_1_LP_VAL This field represents the state of the Dp/Dn lines after over-sampler.			unsigned
	5:4	X	Undefined			
	3:0	RO	LANE_1_STATE This field reflects the lane control state. 0x0 stop_s 0x1 hs_req_s 0x2 lp_req_s 0x3 hs_s 0x4 lp_s 0x5 esc_req_s 0x6 turn_req_s 0x7 esc_s 0x8 esc_0 0x9 esc_1 0xa turn_s 0xb turn_mark 0xc error_s			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0085002C	**31:0**	**0x00000000**	**ADV_HINF_MIPI_INTERNAL_LANE_1_CTL (RWC)**			**unsigned**
	31:18	X	Undefined			
	17	0x00000000	LANE_1_CONT This bit is set whenever different state of the lane than driving state is detected during Low Power mode, or state different than 2b00 is detected in High Speed mode. This bit is cleared by writing 1 to it.			unsigned
	16	0x00000000	LANE_1_MODE_CH This signal is set whenever lane mode is changed. The bit is cleared by writing 1 to it.			unsigned
	15:10	X	Undefined			
	9:8	0x0000	LANE_1_MODE_RQ This field instructs the lane control logic to go to the requested state. 00b: no request 01b: TURN ARROUND mode request 10b: ESCAPE mode request 11b: reserved, must not be used			unsigned
	7:2	X	Undefined			
	1:0	RO	LANE_1_MODE This field reflects the lane mode: 00b: STOP 01b: TURN ARROUND 10b: ESCAPE 11b: HIGH SPEED			unsigned
R0x00850040	**31:0**	**0x00000000**	**ADV_HINF_MIPI_INTERNAL_LANE_2_FIFO (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:0	0x00	LANE_2_FIFO Low Power Transmit/Receive FIFO: Reading this field extracts one byte from the Low Power Transmit/Receive FIFO. Write to this field inserts one byte in to the Low Power Transmit/Receive FIFO.			unsigned
R0x00850044	**31:0**	**0x00000001**	**ADV_HINF_MIPI_INTERNAL_LANE_2_FIFO_CTL (RWC)**			**unsigned**
	31:17	X	Undefined			
	16	0x00000000	LANE_2_CLR Writing 1 to this bit clears the contents of Low Power Transmit/Receive FIFO. Reading this bit always returns zero.			unsigned
	15:4	X	Undefined			
	3	RO	LANE_2_TX_END This bit signals the state of Low Power Transmitter. If lane is in escape mode and transmitter is in idle state (Transmission/Reception FIFO is empty and all transmission activity are ended) this bit is set to 1, otherwise it is set to 0.			unsigned
	2	0x00	LANE_2_OVF This bit is set whenever write to the Transmission/Reception FIFO is performed and FIFO is already full. The signal is set irrespectively of the source of the write access (CPU or Low Power Receiver). This bit is cleared by writing one to it.			unsigned
	1	RO	LANE_2_FULL This bit signals the state of Low Power Transmit/Receive FIFO. It is one when FIFO is full and zero otherwise.			unsigned
	0	RO	LANE_2_EMPTY This bit signals the state of Low Power Transmit/Receive FIFO. It is one when FIFO is empty and zero otherwise.			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00850048	**31:0**	**0x0000000-A**	**ADV_HINF_MIPI_INTERNAL_LANE_2_STAT (RWC)**			**unsigned**
	31:30	RO	LANE_2_ERR_LP_VAL Whenever error or abort condition is detected, this field is set to current Dp/Dn line values.			unsigned
	29:28	X	Undefined			
	27:24	RO	LANE_2_ERR_STATE Whenever error or abort condition is detected, this field is set to the current lane control state.			unsigned
	23:19	X	Undefined			
	18	0x00000000	LANE_2_ERROR This bit is set whenever illegal state is detected on the lane. This bit is cleared by writing 1 to it.			unsigned
	17	0x00000000	LANE_2_ABORT This bit is set whenever unexpected STOP condition is detected on the lane. This bit is cleared by writing 1 to it.			unsigned
	16	RO	LANE_2_STATE_CH Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, this bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this bit is set on every STATE field change. This bit is cleared by writing 1 to it.			unsigned
	15	0x0000	LANE_2_MATCH_EN Whenever STATE field becomes equal to MATCH field and this bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If this bit is cleared, STATE_CH bit is set on every STATE field change.			unsigned
	14:12	X	Undefined			
	11:8	0x0000	LANE_2_MATCH This field is used to track Lane Control State change. Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this field has no function.			unsigned
	7:6	RO	LANE_2_LP_VAL This field represents the state of the Dp/Dn lines after over-sampler.			unsigned
	5:4	X	Undefined			
	3:0	RO	LANE_2_STATE This field reflects the lane control state. 0x0 stop_s 0x1 hs_req_s 0x2 lp_req_s 0x3 hs_s 0x4 lp_s 0x5 esc_req_s 0x6 turn_req_s 0x7 esc_s 0x8 esc_0 0x9 esc_1 0xa turn_s 0xb turn_mark 0xc error_s			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0085004C	**31:0**	**0x00000000**	**ADV_HINF_MIPI_INTERNAL_LANE_2_CTL (RWC)**			**unsigned**
	31:18	X	Undefined			
	17	0x00000000	LANE_2_CONT This bit is set whenever different state of the lane than driving state is detected during Low Power mode, or state different than 2b00 is detected in High Speed mode. This bit is cleared by writing 1 to it.			unsigned
	16	0x00000000	LANE_2_MODE_CH This signal is set whenever lane mode is changed. The bit is cleared by writing 1 to it.			unsigned
	15:10	X	Undefined			
	9:8	0x0000	LANE_2_MODE_RQ This field instructs the lane control logic to go to the requested state. 00b: no request 01b: TURN ARROUND mode request 10b: ESCAPE mode request 11b: reserved, must not be used			unsigned
	7:2	X	Undefined			
	1:0	RO	LANE_2_MODE This field reflects the lane mode: 00b: STOP 01b: TURN ARROUND 10b: ESCAPE 11b: HIGH SPEED			unsigned
R0x00850060	**31:0**	**0x00000000**	**ADV_HINF_MIPI_INTERNAL_LANE_3_FIFO (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:0	0x00	LANE_3_FIFO Low Power Transmit/Receive FIFO: Reading this field extracts one byte from the Low Power Transmit/Receive FIFO. Write to this field inserts one byte in to the Low Power Transmit/Receive FIFO.			unsigned
R0x00850064	**31:0**	**0x00000001**	**ADV_HINF_MIPI_INTERNAL_LANE_3_FIFO_CTL (RWC)**			**unsigned**
	31:17	X	Undefined			
	16	0x00000000	LANE_3_CLR Writing 1 to this bit clears the contents of Low Power Transmit/Receive FIFO. Reading this bit always returns zero.			unsigned
	15:4	X	Undefined			
	3	RO	LANE_3_TX_END This bit signals the state of Low Power Transmitter. If lane is in escape mode and transmitter is in idle state (Transmission/Reception FIFO is empty and all transmission activity are ended) this bit is set to 1, otherwise it is set to 0.			unsigned
	2	0x00	LANE_3_OVF This bit is set whenever write to the Transmission/Reception FIFO is performed and FIFO is already full. The signal is set irrespectively of the source of the write access (CPU or Low Power Receiver). This bit is cleared by writing one to it.			unsigned
	1	RO	LANE_3_FULL This bit signals the state of Low Power Transmit/Receive FIFO. It is one when FIFO is full and zero otherwise.			unsigned
	0	RO	LANE_3_EMPTY This bit signals the state of Low Power Transmit/Receive FIFO. It is one when FIFO is empty and zero otherwise.			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00850068	**31:0**	**0x0000000-A**	**ADV_HINF_MIPI_INTERNAL_LANE_3_STAT (RWC)**			**unsigned**
	31:30	RO	LANE_3_ERR_LP_VAL Whenever error or abort condition is detected, this field is set to current Dp/Dn line values.			unsigned
	29:28	X	Undefined			
	27:24	RO	LANE_3_ERR_STATE Whenever error or abort condition is detected, this field is set to the current lane control state.			unsigned
	23:19	X	Undefined			
	18	0x00000000	LANE_3_ERROR This bit is set whenever illegal state is detected on the lane. This bit is cleared by writing 1 to it.			unsigned
	17	0x00000000	LANE_3_ABORT This bit is set whenever unexpected STOP condition is detected on the lane. This bit is cleared by writing 1 to it.			unsigned
	16	RO	LANE_3_STATE_CH Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, this bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this bit is set on every STATE field change. This bit is cleared by writing 1 to it.			unsigned
	15	0x0000	LANE_3_MATCH_EN Whenever STATE field becomes equal to MATCH field and this bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If this bit is cleared, STATE_CH bit is set on every STATE field change.			unsigned
	14:12	X	Undefined			
	11:8	0x0000	LANE_3_MATCH This field is used to track Lane Control State change. Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this field has no function.			unsigned
	7:6	RO	LANE_3_LP_VAL This field represents the state of the Dp/Dn lines after over-sampler.			unsigned
	5:4	X	Undefined			
	3:0	RO	LANE_3_STATE This field reflects the lane control state. 0x0 stop_s 0x1 hs_req_s 0x2 lp_req_s 0x3 hs_s 0x4 lp_s 0x5 esc_req_s 0x6 turn_req_s 0x7 esc_s 0x8 esc_0 0x9 esc_1 0xa turn_s 0xb turn_mark 0xc error_s			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0085006C	**31:0**	**0x00000000**	**ADV_HINF_MIPI_INTERNAL_LANE_3_CTL (RWC)**			**unsigned**
	31:18	X	Undefined			
	17	0x00000000	LANE_3_CONT This bit is set whenever different state of the lane than driving state is detected during Low Power mode, or state different than 2b00 is detected in High Speed mode. This bit is cleared by writing 1 to it.			unsigned
	16	0x00000000	LANE_3_MODE_CH This signal is set whenever lane mode is changed. The bit is cleared by writing 1 to it.			unsigned
	15:10	X	Undefined			
	9:8	0x0000	LANE_3_MODE_RQ This field instructs the lane control logic to go to the requested state. 00b: no request 01b: TURN ARROUND mode request 10b: ESCAPE mode request 11b: reserved, must not be used			unsigned
	7:2	X	Undefined			
	1:0	RO	LANE_3_MODE This field reflects the lane mode: 00b: STOP 01b: TURN ARROUND 10b: ESCAPE 11b: HIGH SPEED			unsigned
R0x0085008C	**31:0**	**0x00000000**	**ADV_HINF_MIPI_INTERNAL_LANE_CLK_CTL (R/W)**			**unsigned**
	31:18	X	Undefined			
	17:16	0x00000000	MODE_CH This signal is set whenever lane mode is changed. The bit is cleared by writing 1 to it.			unsigned
	15:10	X	Undefined			
	9:8	0x0000	MODE_RQ This field instructs the lane control logic to go to the requested state. 00b: no request 01b: reserved, must not be used 10b: Ultra Low Power Down request 11b: Clock request (for continuous clock)			unsigned
	7:2	X	Undefined			
	1:0	0x00	MODE This field reflects the lane mode: 00b: STOP : reserved, must not be used 10b: Ultra Low Power Down request 11b: Clock request (for continuous clock)			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
	31:0	**0x00000000**	**ADV_IRQ_HINF_INTE0 (R/W)**			**unsigned**
	31	0x00000000	MIPI_FIFO_EMPTY_3_INTE			unsigned
	30	0x00000000	MIPI_CONTENTION_CD_2_INTE			unsigned
	29	0x00000000	MIPI_CONTENTION_RX_2_INTE			unsigned
	28	0x00000000	MIPI_ERROR_2_INTE			unsigned
	27	0x00000000	MIPI_ABORT_2_INTE			unsigned
	26	0x00000000	MIPI_STATE_CHG_2_INTE			unsigned
	25	0x00000000	MIPI_MODE_CHG_2_INTE			unsigned
	24	0x00000000	MIPI_DATA_READY_2_INTE			unsigned
	23	0x00000000	MIPI_FIFO_OVF_2_INTE			unsigned
	22	0x00000000	MIPI_TX_END_2_INTE			unsigned
	21	0x00000000	MIPI_FIFO_EMPTY_2_INTE			unsigned
	20	0x00000000	MIPI_CONTENTION_CD_1_INTE			unsigned
	19	0x00000000	MIPI_CONTENTION_RX_1_INTE			unsigned
	18	0x00000000	MIPI_ERROR_1_INTE			unsigned
	17	0x00000000	MIPI_ABORT_1_INTE			unsigned
R0x00860000	16	0x00000000	MIPI_STATE_CHG_1_INTE			unsigned
	15	0x0000	MIPI_MODE_CHG_1_INTE			unsigned
	14	0x0000	MIPI_DATA_READY_1_INTE			unsigned
	13	0x0000	MIPI_FIFO_OVF_1_INTE			unsigned
	12	0x0000	MIPI_TX_END_1_INTE			unsigned
	11	0x0000	MIPI_FIFO_EMPTY_1_INTE			unsigned
	10	0x0000	MIPI_CONTENTION_CD_0_INTE			unsigned
	9	0x0000	MIPI_CONTENTION_RX_0_INTE			unsigned
	8	0x0000	MIPI_ERROR_0_INTE			unsigned
	7	0x00	MIPI_ABORT_0_INTE			unsigned
	6	0x00	MIPI_STATE_CHG_0_INTE			unsigned
	5	0x00	MIPI_MODE_CHG_0_INTE			unsigned
	4	0x00	MIPI_DATA_READY_0_INTE			unsigned
	3	0x00	MIPI_FIFO_OVF_0_INTE			unsigned
	2	0x00	MIPI_TX_END_0_INTE			unsigned
	1	0x00	MIPI_FIFO_EMPTY_0_INTE			unsigned
	0	0x00	MIPI_MODE_CHG_CLK_INTE			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00860004	**31:0**	**0x00000000**	**ADV_IRQ_HINF_INTS0 (RWC)**			**unsigned**
	31	0x00000000	MIPI_FIFO_EMPTY_3_INTS			unsigned
	30	0x00000000	MIPI_CONTENTION_CD_2_INTS			unsigned
	29	0x00000000	MIPI_CONTENTION_RX_2_INTS			unsigned
	28	0x00000000	MIPI_ERROR_2_INTS			unsigned
	27	0x00000000	MIPI_ABORT_2_INTS			unsigned
	26	0x00000000	MIPI_STATE_CHG_2_INTS			unsigned
	25	0x00000000	MIPI_MODE_CHG_2_INTS			unsigned
	24	0x00000000	MIPI_DATA_READY_2_INTS			unsigned
	23	0x00000000	MIPI_FIFO_OVF_2_INTS			unsigned
	22	0x00000000	MIPI_TX_END_2_INTS			unsigned
	21	0x00000000	MIPI_FIFO_EMPTY_2_INTS			unsigned
	20	0x00000000	MIPI_CONTENTION_CD_1_INTS			unsigned
	19	0x00000000	MIPI_CONTENTION_RX_1_INTS			unsigned
	18	0x00000000	MIPI_ERROR_1_INTS			unsigned
	17	0x00000000	MIPI_ABORT_1_INTS			unsigned
	16	0x00000000	MIPI_STATE_CHG_1_INTS			unsigned
	15	0x0000	MIPI_MODE_CHG_1_INTS			unsigned
	14	0x0000	MIPI_DATA_READY_1_INTS			unsigned
	13	0x0000	MIPI_FIFO_OVF_1_INTS			unsigned
	12	0x0000	MIPI_TX_END_1_INTS			unsigned
	11	0x0000	MIPI_FIFO_EMPTY_1_INTS			unsigned
	10	0x0000	MIPI_CONTENTION_CD_0_INTS			unsigned
	9	0x0000	MIPI_CONTENTION_RX_0_INTS			unsigned
	8	0x0000	MIPI_ERROR_0_INTS			unsigned
	7	0x00	MIPI_ABORT_0_INTS			unsigned
	6	0x00	MIPI_STATE_CHG_0_INTS			unsigned
	5	0x00	MIPI_MODE_CHG_0_INTS			unsigned
	4	0x00	MIPI_DATA_READY_0_INTS			unsigned
	3	0x00	MIPI_FIFO_OVF_0_INTS			unsigned
	2	0x00	MIPI_TX_END_0_INTS			unsigned
	1	0x00	MIPI_FIFO_EMPTY_0_INTS			unsigned
	0	0x00	MIPI_MODE_CHG_CLK_INTS			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
	31:0	**0x00000000**	**ADV_IRQ_HINF_INTE1 (R/W)**			**unsigned**
	31:27	X	Undefined			
	26	0x00000000	INTERLEAVE_BYP_OUT_LAST_INTE			unsigned
	25	0x00000000	INTERLEAVE_OUT_LAST_INTE			unsigned
	24	0x00000000	INTERLEAVE_IN_1_UNDERRUN_INTE			unsigned
	23	0x00000000	INTERLEAVE_IN_0_UNDERRUN_INTE			unsigned
	22	0x00000000	INTERLEAVE_IN_1_SIZE_INTE			unsigned
	21	0x00000000	INTERLEAVE_IN_0_SIZE_INTE			unsigned
	20	0x00000000	INTERLEAVE_IN_1_LAST_INTE			unsigned
	19	0x00000000	INTERLEAVE_IN_0_LAST_INTE			unsigned
	18	0x00000000	BT656_ALL_OUT_INTE			unsigned
	17	0x00000000	BT656_SPOOF_OVERRUN_INTE			unsigned
	16	0x00000000	BT656_SPOOF_UNDERRUN_INTE			unsigned
	15	0x0000	MIPI_UNDERFLOW_PHY_INTE			unsigned
R0x00860008	14	0x0000	MIPI_FRM1_END_OF_CYCLE_INTE			unsigned
	13	0x0000	MIPI_FRM1_SPOOF_OVF_INTE			unsigned
	12	0x0000	MIPI_FRM1_UNDERFLOW_INTE			unsigned
	11	0x0000	MIPI_FRM0_END_OF_CYCLE_INTE			unsigned
	10	0x0000	MIPI_FRM0_SPOOF_OVF_INTE			unsigned
	9	0x0000	MIPI_FRM0_UNDERFLOW_INTE			unsigned
	8	0x0000	MIPI_CONTENTION_CD_3_INTE			unsigned
	7	0x00	MIPI_CONTENTION_RX_3_INTE			unsigned
	6	0x00	MIPI_ERROR_3_INTE			unsigned
	5	0x00	MIPI_ABORT_3_INTE			unsigned
	4	0x00	MIPI_STATE_CHG_3_INTE			unsigned
	3	0x00	MIPI_MODE_CHG_3_INTE			unsigned
	2	0x00	MIPI_DATA_READY_3_INTE			unsigned
	1	0x00	MIPI_FIFO_OVF_3_INTE			unsigned
	0	0x00	MIPI_TX_END_3_INTE			unsigned

Table 23. ADV_HMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0086000C	**31:0**	**0x00000000**	**ADV_IRQ_HINF_INTS1 (RWC)**			**unsigned**
	31:27	X	Undefined			
	26	0x00000000	INTERLEAVE_BYP_OUT_LAST_INTS			unsigned
	25	0x00000000	INTERLEAVE_OUT_LAST_INTS			unsigned
	24	0x00000000	INTERLEAVE_IN_1_UNDERRUN_INTS			unsigned
	23	0x00000000	INTERLEAVE_IN_0_UNDERRUN_INTS			unsigned
	22	0x00000000	INTERLEAVE_IN_1_SIZE_INTS			unsigned
	21	0x00000000	INTERLEAVE_IN_0_SIZE_INTS			unsigned
	20	0x00000000	INTERLEAVE_IN_1_LAST_INTS			unsigned
	19	0x00000000	INTERLEAVE_IN_0_LAST_INTS			unsigned
	18	0x00000000	BT656_ALL_OUT_INTS			unsigned
	17	0x00000000	BT656_SPOOF_OVERRUN_INTS			unsigned
	16	0x00000000	BT656_SPOOF_UNDERRUN_INTS			unsigned
	15	0x0000	MIPI_UNDERFLOW_PHY_INTS			unsigned
	14	0x0000	MIPI_FRM1_END_OF_CYCLE_INTS			unsigned
	13	0x0000	MIPI_FRM1_SPOOF_OVF_INTS			unsigned
	12	0x0000	MIPI_FRM1_UNDERFLOW_INTS			unsigned
	11	0x0000	MIPI_FRM0_END_OF_CYCLE_INTS			unsigned
	10	0x0000	MIPI_FRM0_SPOOF_OVF_INTS			unsigned
	9	0x0000	MIPI_FRM0_UNDERFLOW_INTS			unsigned
	8	0x0000	MIPI_CONTENTION_CD_3_INTS			unsigned
	7	0x00	MIPI_CONTENTION_RX_3_INTS			unsigned
	6	0x00	MIPI_ERROR_3_INTS			unsigned
	5	0x00	MIPI_ABORT_3_INTS			unsigned
	4	0x00	MIPI_STATE_CHG_3_INTS			unsigned
	3	0x00	MIPI_MODE_CHG_3_INTS			unsigned
	2	0x00	MIPI_DATA_READY_3_INTS			unsigned
	1	0x00	MIPI_FIFO_OVF_3_INTS			unsigned
	0	0x00	MIPI_TX_END_3_INTS			unsigned
R0x00860010	**31:0**	**0x00000000**	**ADV_IRQ_HINF_QMEM_ERR_INT (RWC)**			**unsigned**
	31:2	X	Undefined			
	1	0x00	QMEM_ERR_INTS			unsigned
	0	0x00	QMEM_ERR_INTE			unsigned
R0x00860014	**31:0**	**0x00000000**	**ADV_IRQ_HINF_QMEM_ERR_ADR (RO)**			**unsigned**
	31:0	RO	QMEM_ERR_ADR			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00400000	**31:0**	**0x00000000**	**ADV_SINF_BT656_A_CLK (R/W)**			**unsigned**
	31:1	X	Undefined			
	0	0x00	SENSOR_CLK_EDGE			unsigned
R0x00400004	**31:0**	**0x00000000**	**ADV_SINF_BT656_A_FMT (R/W)**			**unsigned**
	31:7	X	Undefined			
	6	0x00	BYTE			unsigned
	5	0x00	MSB_FIRST			unsigned
	4	0x00	MSB_8B			unsigned
	3	0x00	PACK			unsigned
	2:0	0x00	WIDTH			unsigned
R0x00410000	**31:0**	**0x1F1F1F0 0**	**ADV_SINF_MIPI_A_CTL (R/W)**			**unsigned**
	31:29	X	Undefined			
	28	0x00000001	ULP_MANUAL_CLK			unsigned
	27:24	0x0000000F	ULP_MANUAL			unsigned
	23:21	X	Undefined			
	20	0x00000001	ULP_AUTO_CLK			unsigned
	19:16	0x0000000F	ULP_AUTO			unsigned
	15:13	X	Undefined			
	12	0x0001	SHUTDOWN_CLK			unsigned
	11:8	0x000F	SHUTDOWN			unsigned
	7	0x00	DATA_STROBE			unsigned
	6	0x00	ECC_BYP			unsigned
	5:4	X	Undefined			
	3:0	0x00	FORMAT_SEL			unsigned
R0x00410004	**31:0**	**0x00000100**	**ADV_SINF_MIPI_A_LP (R/W)**			**unsigned**
	31:24	X	Undefined			
	23:16	0x00000000	SAMPLE_DIV			unsigned
	15:13	X	Undefined			
	12:8	0x0001	SAMPLE_NR			unsigned
	7:5	X	Undefined			
	4:0	0x00	SAMPLE_TRESHOLD			unsigned
R0x00410008	**31:0**	**0x00000000**	**ADV_SINF_MIPI_A_T0 (R/W)**			**unsigned**
	31:24	X	Undefined			
	23:16	0x00000000	T_LPX			unsigned
	15:8	0x0000	T_TA_GO			unsigned
	7:0	0x00	T_TA_GET			unsigned
R0x0041000C	**31:0**	**0x00000000**	**ADV_SINF_MIPI_A_T1 (R/W)**			**unsigned**
	31:20	X	Undefined			
	19:0	0x00000000	T_WAKEUP			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00410010	**31:0**	**0x00000000**	**ADV_SINF_MIPI_A_T2 (R/W)**			**unsigned**
	31:24	X	Undefined			
	23:16	0x00000000	T_HS_SETTLE			unsigned
	15:8	0x0000	T_TA_SURE			unsigned
	7:0	0x00	T_CLK_SETTLE			unsigned
R0x00410014	**31:0**	**0x00000000**	**ADV_SINF_MIPI_A_DESC0 (R/W)**			**unsigned**
	31:30	0x00000000	ID_1			unsigned
	29:24	0x00000000	TYPE_1			unsigned
	23:21	X	Undefined			
	20	0x00000000	TO_PIPE_1			unsigned
	19	0x00000000	TO_MEM_1			unsigned
	18:16	0x00000000	INT_SEL_1			unsigned
	15:14	0x0000	ID_0			unsigned
	13:8	0x0000	TYPE_0			unsigned
	7:5	X	Undefined			
	4	0x00	TO_PIPE_0			unsigned
	3	0x00	TO_MEM_0			unsigned
	2:0	0x00	INT_SEL_0			unsigned
R0x00410018	**31:0**	**0x00000000**	**ADV_SINF_MIPI_A_DESC1 (R/W)**			**unsigned**
	31:30	0x00000000	ID_3			unsigned
	29:24	0x00000000	TYPE_3			unsigned
	23:21	X	Undefined			
	20	0x00000000	TO_PIPE_3			unsigned
	19	0x00000000	TO_MEM_3			unsigned
	18:16	0x00000000	INT_SEL_3			unsigned
	15:14	0x0000	ID_2			unsigned
	13:8	0x0000	TYPE_2			unsigned
	7:5	X	Undefined			
	4	0x00	TO_PIPE_2			unsigned
	3	0x00	TO_MEM_2			unsigned
	2:0	0x00	INT_SEL_2			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0041001C	**31:0**	**0x00000000**	**ADV_SINF_MIPI_A_DESC2 (R/W)**			**unsigned**
	31:30	0x00000000	ID_5			unsigned
	29:24	0x00000000	TYPE_5			unsigned
	23:21	X	Undefined			
	20	0x00000000	TO_PIPE_5			unsigned
	19	0x00000000	TO_MEM_5			unsigned
	18:16	0x00000000	INT_SEL_5			unsigned
	15:14	0x0000	ID_4			unsigned
	13:8	0x0000	TYPE_4			unsigned
	7:5	X	Undefined			
	4	0x00	TO_PIPE_4			unsigned
	3	0x00	TO_MEM_4			unsigned
	2:0	0x00	INT_SEL_4			unsigned
R0x00410020	**31:0**	**0x00000000**	**ADV_SINF_MIPI_A_DESC3 (R/W)**			**unsigned**
	31:30	0x00000000	ID_7			unsigned
	29:24	0x00000000	TYPE_7			unsigned
	23:21	X	Undefined			
	20	0x00000000	TO_PIPE_7			unsigned
	19	0x00000000	TO_MEM_7			unsigned
	18:16	0x00000000	INT_SEL_7			unsigned
	15:14	0x0000	ID_6			unsigned
	13:8	0x0000	TYPE_6			unsigned
	7:5	X	Undefined			
	4	0x00	TO_PIPE_6			unsigned
	3	0x00	TO_MEM_6			unsigned
	2:0	0x00	INT_SEL_6			unsigned
R0x00410024	**31:0**	**0x00000000**	**ADV_SINF_MIPI_A_M_BASE (R/W)**			**unsigned**
	31:20	X	Undefined			
	19:2	0x00000000	MEM_BASE			unsigned
	1:0	X	Undefined			
R0x00410028	**31:0**	**0x00000000**	**ADV_SINF_MIPI_A_M_LEN (R/W)**			**unsigned**
	31:20	X	Undefined			
	19:2	0x00000000	MEM_LENGTH			unsigned
	1:0	X	Undefined			
R0x0041002C	**31:0**	**0x00000000**	**ADV_SINF_MIPI_A_M_RP (R/W)**			**unsigned**
	31:20	X	Undefined			
	19:2	0x00000000	MEM_RP			unsigned
	1:0	X	Undefined			

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00410030	**31:0**	**0x00000000**	**ADV_SINF_MIPI_A_M_WP (RO)**			**unsigned**
	31:20	X	Undefined			
	19:2	RO	MEM_WP			unsigned
	1:0	X	Undefined			
R0x00420000	**31:0**	**0x00000000**	**ADV_SINF_MIPI_INTERNAL_A_LANE_0_FIFO (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:0	0x00	LANE_0_FIFO Reading this field extracts one byte from the Low Power Transmit/ Receive FIFO; write to this field inserts one byte in to the Low Power Transmit/Receive FIFO.			unsigned
R0x00420004	**31:0**	**0x00000001**	**ADV_SINF_MIPI_INTERNAL_A_LANE_0_FIFO_CTL (RWC)**			**unsigned**
	31:9	X	Undefined			
	8	0x0000	LANE_0_CLR Writing 1 to this bit clears the contents of Low Power Transmit/Receive FIFO. Reading this bit always returns zero.			unsigned
	7:4	X	Undefined			
	3	RO	LANE_0_TX_END This bit signals the state of Low Power Transmitter. If lane is in escape mode and transmitter is in idle state (Transmission/Reception FIFO is empty and all transmission activity are ended) this bit is set to 1, otherwise it is set to 0.			unsigned
	2	0x00	LANE_0_OVF This bit is set whenever write to the Transmission/Reception FIFO is performed and FIFO is already full. The signal is set irrespectively of the source of the write access (CPU or Low Power Receiver). This bit is cleared by writing one to it.			unsigned
	1	RO	LANE_0_FULL This bit signals the state of Low Power Transmit/Receive FIFO. It is one when FIFO is full and zero otherwise.			unsigned
	0	RO	LANE_0_EMPTY This bit signals the state of Low Power Transmit/Receive FIFO. It is one when FIFO is empty and zero otherwise.			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00420008	**31:0**	**0x0000000-C**	**ADV_SINF_MIPI_INTERNAL_A_LANE_0_STAT (RWC)**			**unsigned**
	31:30	RO	LANE_0_ERR_LP_VAL Whenever error or abort condition is detected, this field is set to current Dp/Dn line values.			unsigned
	29:28	X	Undefined			
	27:24	RO	LANE_0_ERR_STATE Whenever error or abort condition is detected, this field is set to the current lane control state.			unsigned
	23:19	X	Undefined			
	18	0x00000000	LANE_0_ERR This bit is set whenever illegal state is detected on the lane. This bit is cleared by writing 1 to it.			unsigned
	17	0x00000000	LANE_0_ABORT This bit is set whenever unexpected STOP condition is detected on the lane. This bit is cleared by writing 1 to it			unsigned
	16	RO	LANE_0_STATE_CH Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, this bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this bit is set on every STATE. This bit is cleared by writing 1 to it.			unsigned
	15	0x0000	LANE_0_MATCH_EN Whenever STATE field becomes equal to MATCH field and this bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If this bit is cleared, STATE_CH bit is set on every STATE.			unsigned
	14:12	X	Undefined			
	11:8	0x0000	LANE_0_MATCH This field is used to track Lane Control State change. Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this field has no function.			unsigned
	7:6	RO	LANE_0_LP_VAL This field represents the state of the Dp/Dn lines after over-sampler.			unsigned
	5:4	X	Undefined			
	3:0	RO	LANE_0_STATE This field reflects the lane control state. 0x0 stop_s 0x1 hs_req_s 0x2 lp_req_s 0x3 hs_s 0x4 lp_s 0x5 esc_req_s 0x6 turn_req_s 0x7 esc_s 0x8 esc_0 0x9 esc_1 0xa turn_s 0xb turn_mark 0xc error_s			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0042000C	**31:0**	**0x00000101**	**ADV_SINF_MIPI_INTERNAL_A_LANE_0_CTL (RWC)**			**unsigned**
	31:18	X	Undefined			
	17	0x00000000	LANE_0_CONT This bit is set whenever different state of the lane than driving state is detected during Low Power mode, or state different than 2b00 is detected in High Speed mode. This bit is cleared by writing 1 to it.			unsigned
	16	0x00000000	LANE_0_MODE_CH This signal is set whenever lane mode is changed. The bit is cleared by writing 1 to it			unsigned
	15:10	X	Undefined			
	9:8	0x0001	LANE_0_MODE_RQ This field instructs the lane control logic to go to the requested state. 00b: no request 01b: TURN ARROUND mode request 10b: ESCAPE mode request 11b: reserved, must not be used			unsigned
	7:2	X	Undefined			
	1:0	RO	LANE_0_MODE This field reflects the lane mode: 00b: STOP 01b: TURN ARROUND 10b: ESCAPE 11b: HIGH SPEED			unsigned
R0x00420020	**31:0**	**0x00000000**	**ADV_SINF_MIPI_INTERNAL_A_LANE_1_FIFO (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:0	0x00	LANE_1_FIFO Reading this field extracts one byte from the Low Power Transmit/Receive FIFO; write to this field inserts one byte in to the Low Power Transmit/Receive FIFO.			unsigned
R0x00420024	**31:0**	**0x00000001**	**ADV_SINF_MIPI_INTERNAL_A_LANE_1_FIFO_CTL (RWC)**			**unsigned**
	31:9	X	Undefined			
	8	0x0000	LANE_1_CLR Writing 1 to this bit clears the contents of Low Power Transmit/Receive FIFO. Reading this bit always returns zero.			unsigned
	7:4	X	Undefined			
	3	RO	LANE_1_TX_END This bit signals the state of Low Power Transmitter. If lane is in escape mode and transmitter is in idle state (Transmission/Reception FIFO is empty and all transmission activity are ended) this bit is set to 1, otherwise it is set to 0.			unsigned
	2	0x00	LANE_1_OVF This bit is set whenever write to the Transmission/Reception FIFO is performed and FIFO is already full. The signal is set irrespectively of the source of the write access (CPU or Low Power Receiver). This bit is cleared by writing one to it.			unsigned
	1	RO	LANE_1_FULL This bit signals the state of Low Power Transmit/Receive FIFO. It is one when FIFO is full and zero otherwise.			unsigned
	0	RO	LANE_1_EMPTY This bit signals the state of Low Power Transmit/Receive FIFO. It is one when FIFO is empty and zero otherwise.			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00420028	**31:0**	**0x0000000-C**	**ADV_SINF_MIPI_INTERNAL_A_LANE_1_STAT (RWC)**			**unsigned**
	31:30	RO	LANE_1_ERR_LP_VAL Whenever error or abort condition is detected, this field is set to current Dp/Dn line values.			unsigned
	29:28	X	Undefined			
	27:24	RO	LANE_1_ERR_STATE Whenever error or abort condition is detected, this field is set to the current lane control state.			unsigned
	23:19	X	Undefined			
	18	0x00000000	LANE_1_ERR This bit is set whenever illegal state is detected on the lane. This bit is cleared by writing 1 to it.			unsigned
	17	0x00000000	LANE_1_ABORT This bit is set whenever unexpected STOP condition is detected on the lane. This bit is cleared by writing 1 to it			unsigned
	16	RO	LANE_1_STATE_CH Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, this bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this bit is set on every STATE. This bit is cleared by writing 1 to it.			unsigned
	15	0x0000	LANE_1_MATCH_EN Whenever STATE field becomes equal to MATCH field and this bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If this bit is cleared, STATE_CH bit is set on every STATE.			unsigned
	14:12	X	Undefined			
	11:8	0x0000	LANE_1_MATCH This field is used to track Lane Control State change. Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this field has no function.			unsigned
	7:6	RO	LANE_1_LP_VAL This field represents the state of the Dp/Dn lines after over-sampler.			unsigned
	5:4	X	Undefined			
	3:0	RO	LANE_1_STATE This field reflects the lane control state. 0x0 stop_s 0x1 hs_req_s 0x2 lp_req_s 0x3 hs_s 0x4 lp_s 0x5 esc_req_s 0x6 turn_req_s 0x7 esc_s 0x8 esc_0 0x9 esc_1 0xa turn_s 0xb turn_mark 0xc error_s			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0042002C	**31:0**	**0x00000101**	**ADV_SINF_MIPI_INTERNAL_A_LANE_1_CTL (RWC)**			**unsigned**
	31:18	X	Undefined			
	17	0x00000000	LANE_1_CONT This bit is set whenever different state of the lane than driving state is detected during Low Power mode, or state different than 2b00 is detected in High Speed mode. This bit is cleared by writing 1 to it.			unsigned
	16	0x00000000	LANE_1_MODE_CH This signal is set whenever lane mode is changed. The bit is cleared by writing 1 to it			unsigned
	15:10	X	Undefined			
	9:8	0x0001	LANE_1_MODE_RQ This field instructs the lane control logic to go to the requested state. 00b: no request 01b: TURN ARROUND mode request 10b: ESCAPE mode request 11b: reserved, must not be used			unsigned
	7:2	X	Undefined			
	1:0	RO	LANE_1_MODE This field reflects the lane mode: 00b: STOP 01b: TURN ARROUND 10b: ESCAPE 11b: HIGH SPEED			unsigned
R0x00420040	**31:0**	**0x00000000**	**ADV_SINF_MIPI_INTERNAL_A_LANE_2_FIFO (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:0	0x00	LANE_2_FIFO Reading this field extracts one byte from the Low Power Transmit/ Receive FIFO; write to this field inserts one byte in to the Low Power Transmit/Receive FIFO.			unsigned
R0x00420044	**31:0**	**0x00000001**	**ADV_SINF_MIPI_INTERNAL_A_LANE_2_FIFO_CTL (RWC)**			**unsigned**
	31:9	X	Undefined			
	8	0x0000	LANE_2_CLR Writing 1 to this bit clears the contents of Low Power Transmit/Receive FIFO. Reading this bit always returns zero.			unsigned
	7:4	X	Undefined			
	3	RO	LANE_2_TX_END This bit signals the state of Low Power Transmitter. If lane is in escape mode and transmitter is in idle state (Transmission/Reception FIFO is empty and all transmission activity are ended) this bit is set to 1, otherwise it is set to 0.			unsigned
	2	0x00	LANE_2_OVF This bit is set whenever write to the Transmission/Reception FIFO is performed and FIFO is already full. The signal is set irrespectively of the source of the write access (CPU or Low Power Receiver). This bit is cleared by writing one to it.			unsigned
	1	RO	LANE_2_FULL This bit signals the state of Low Power Transmit/Receive FIFO. It is one when FIFO is full and zero otherwise.			unsigned
	0	RO	LANE_2_EMPTY This bit signals the state of Low Power Transmit/Receive FIFO. It is one when FIFO is empty and zero otherwise.			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00420048	**31:0**	**0x0000000-C**	**ADV_SINF_MIPI_INTERNAL_A_LANE_2_STAT (RWC)**			**unsigned**
	31:30	RO	LANE_2_ERR_LP_VAL Whenever error or abort condition is detected, this field is set to current Dp/Dn line values.			unsigned
	29:28	X	Undefined			
	27:24	RO	LANE_2_ERR_STATE Whenever error or abort condition is detected, this field is set to the current lane control state.			unsigned
	23:19	X	Undefined			
	18	0x00000000	LANE_2_ERR This bit is set whenever illegal state is detected on the lane. This bit is cleared by writing 1 to it.			unsigned
	17	0x00000000	LANE_2_ABORT This bit is set whenever unexpected STOP condition is detected on the lane. This bit is cleared by writing 1 to it			unsigned
	16	RO	LANE_2_STATE_CH Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, this bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this bit is set on every STATE. This bit is cleared by writing 1 to it.			unsigned
	15	0x0000	LANE_2_MATCH_EN Whenever STATE field becomes equal to MATCH field and this bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If this bit is cleared, STATE_CH bit is set on every STATE.			unsigned
	14:12	X	Undefined			
	11:8	0x0000	LANE_2_MATCH This field is used to track Lane Control State change. Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this field has no function.			unsigned
	7:6	RO	LANE_2_LP_VAL This field represents the state of the Dp/Dn lines after over-sampler.			unsigned
	5:4	X	Undefined			
	3:0	RO	LANE_2_STATE This field reflects the lane control state. 0x0 stop_s 0x1 hs_req_s 0x2 lp_req_s 0x3 hs_s 0x4 lp_s 0x5 esc_req_s 0x6 turn_req_s 0x7 esc_s 0x8 esc_0 0x9 esc_1 0xa turn_s 0xb turn_mark 0xc error_s			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0042004C	**31:0**	**0x00000101**	**ADV_SINF_MIPI_INTERNAL_A_LANE_2_CTL (RWC)**			**unsigned**
	31:18	X	Undefined			
	17	0x00000000	LANE_2_CONT This bit is set whenever different state of the lane than driving state is detected during Low Power mode, or state different than 2b00 is detected in High Speed mode. This bit is cleared by writing 1 to it.			unsigned
	16	0x00000000	LANE_2_MODE_CH This signal is set whenever lane mode is changed. The bit is cleared by writing 1 to it			unsigned
	15:10	X	Undefined			
	9:8	0x0001	LANE_2_MODE_RQ This field instructs the lane control logic to go to the requested state. 00b: no request 01b: TURN ARROUND mode request 10b: ESCAPE mode request 11b: reserved, must not be used			unsigned
	7:2	X	Undefined			
	1:0	RO	LANE_2_MODE This field reflects the lane mode: 00b: STOP 01b: TURN ARROUND 10b: ESCAPE 11b: HIGH SPEED			unsigned
R0x00420060	**31:0**	**0x00000000**	**ADV_SINF_MIPI_INTERNAL_A_LANE_3_FIFO (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:0	0x00	LANE_3_FIFO Reading this field extracts one byte from the Low Power Transmit/Receive FIFO; write to this field inserts one byte in to the Low Power Transmit/Receive FIFO.			unsigned
R0x00420064	**31:0**	**0x00000001**	**ADV_SINF_MIPI_INTERNAL_A_LANE_3_FIFO_CTL (RWC)**			**unsigned**
	31:9	X	Undefined			
	8	0x0000	LANE_3_CLR Writing 1 to this bit clears the contents of Low Power Transmit/Receive FIFO. Reading this bit always returns zero.			unsigned
	7:4	X	Undefined			
	3	RO	LANE_3_TX_END This bit signals the state of Low Power Transmitter. If lane is in escape mode and transmitter is in idle state (Transmission/Reception FIFO is empty and all transmission activity are ended) this bit is set to 1, otherwise it is set to 0.			unsigned
	2	0x00	LANE_3_OVF This bit is set whenever write to the Transmission/Reception FIFO is performed and FIFO is already full. The signal is set irrespectively of the source of the write access (CPU or Low Power Receiver). This bit is cleared by writing one to it.			unsigned
	1	RO	LANE_3_FULL This bit signals the state of Low Power Transmit/Receive FIFO. It is one when FIFO is full and zero otherwise.			unsigned
	0	RO	LANE_3_EMPTY This bit signals the state of Low Power Transmit/Receive FIFO. It is one when FIFO is empty and zero otherwise.			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00420068	**31:0**	**0x0000000-C**	**ADV_SINF_MIPI_INTERNAL_A_LANE_3_STAT (RWC)**			**unsigned**
	31:30	RO	LANE_3_ERR_LP_VAL Whenever error or abort condition is detected, this field is set to current Dp/Dn line values.			unsigned
	29:28	X	Undefined			
	27:24	RO	LANE_3_ERR_STATE Whenever error or abort condition is detected, this field is set to the current lane control state.			unsigned
	23:19	X	Undefined			
	18	0x00000000	LANE_3_ERR This bit is set whenever illegal state is detected on the lane. This bit is cleared by writing 1 to it.			unsigned
	17	0x00000000	LANE_3_ABORT This bit is set whenever unexpected STOP condition is detected on the lane. This bit is cleared by writing 1 to it			unsigned
	16	RO	LANE_3_STATE_CH Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, this bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this bit is set on every STATE. This bit is cleared by writing 1 to it.			unsigned
	15	0x0000	LANE_3_MATCH_EN Whenever STATE field becomes equal to MATCH field and this bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If this bit is cleared, STATE_CH bit is set on every STATE.			unsigned
	14:12	X	Undefined			
	11:8	0x0000	LANE_3_MATCH This field is used to track Lane Control State change. Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this field has no function.			unsigned
	7:6	RO	LANE_3_LP_VAL This field represents the state of the Dp/Dn lines after over-sampler.			unsigned
	5:4	X	Undefined			
	3:0	RO	LANE_3_STATE This field reflects the lane control state. 0x0 stop_s 0x1 hs_req_s 0x2 lp_req_s 0x3 hs_s 0x4 lp_s 0x5 esc_req_s 0x6 turn_req_s 0x7 esc_s 0x8 esc_0 0x9 esc_1 0xa turn_s 0xb turn_mark 0xc error_s			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0042006C	**31:0**	**0x00000101**	**ADV_SINF_MIPI_INTERNAL_A_LANE_3_CTL (RWC)**			**unsigned**
	31:18	X	Undefined			
	17	0x00000000	LANE_3_CONT This bit is set whenever different state of the lane than driving state is detected during Low Power mode, or state different than 2b00 is detected in High Speed mode. This bit is cleared by writing 1 to it.			unsigned
	16	0x00000000	LANE_3_MODE_CH This signal is set whenever lane mode is changed. The bit is cleared by writing 1 to it			unsigned
	15:10	X	Undefined			
	9:8	0x0001	LANE_3_MODE_RQ This field instructs the lane control logic to go to the requested state. 00b: no request 01b: TURN ARROUND mode request 10b: ESCAPE mode request 11b: reserved, must not be used			unsigned
	7:2	X	Undefined			
	1:0	RO	LANE_3_MODE This field reflects the lane mode: 00b: STOP 01b: TURN ARROUND 10b: ESCAPE 11b: HIGH SPEED			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00420088	**31:0**	**0x00000004**	**ADV_SINF_MIPI_INTERNAL_A_LANE_CLK_STAT (RWC)**			**unsigned**
	31:30	RO	LANE_CLK_ERR_LP_VAL Whenever error or abort condition is detected, this field is set to current Dp/Dn line values.			unsigned
	29:27	X	Undefined			
	26:24	RO	LANE_CLK_ERR_STATE Whenever error or abort condition is detected, this field is set to the current lane control state.			unsigned
	23:19	X	Undefined			
	18	0x00000000	LANE_CLK_ERR This bit is set whenever illegal state is detected on the lane. This bit is cleared by writing 1 to it.			unsigned
	17	0x00000000	LANE_CLK_ABORT This bit is set whenever unexpected STOP condition is detected on the lane. This bit is cleared by writing 1 to it			unsigned
	16	RO	LANE_CLK_STATE_CH Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, this bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this bit is set on every STATE. This bit is cleared by writing 1 to it.			unsigned
	15	0x0000	LANE_CLK_MATCH_EN Whenever STATE field becomes equal to MATCH field and this bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If this bit is cleared, STATE_CH bit is set on every STATE.			unsigned
	14:12	X	Undefined			
	11:8	0x0000	LANE_CLK_MATCH This field is used to track Lane Control State change. Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this field has no function.			unsigned
	7:6	RO	LANE_CLK_LP_VAL This field represents the state of the Dp/Dn lines after over-sampler.			unsigned
	5:3	X	Undefined			
	2:0	RO	LANE_CLK_STATE This field reflects the lane control state. 011b stop_s 001b clk_req_s 010b ulp_req_s 000b clk_s 110b ulp_s 111b mark_0 101b mark_1 100b error_s			unsigned
R0x00430000	**31:0**	**0x00000000**	**ADV_PATTERN_A_MODE (R/W)**			**unsigned**
	31:6	X	Undefined			
	5	0x00	FLIP_H			unsigned
	4	0x00	FLIP_V			unsigned
	3:0	0x00	IMG_MODE			unsigned
R0x00430004	**31:0**	**0x00000000**	**ADV_PATTERN_A_WIDTH (R/W)**			**unsigned**
	31:13	X	Undefined			
	12:0	0x0000	WIDTH			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00430008	**31:0**	**0x00000000**	**ADV_PATTERN_A_HEIGHT (R/W)**			**unsigned**
	31:12	X	Undefined			
	11:0	0x0000	HEIGHT			unsigned
R0x0043000C	**31:0**	**0x00000000**	**ADV_PATTERN_A_FMT0 (R/W)**			**unsigned**
	31:28	X	Undefined			
	27:0	0x00000000	FV_DELAY			unsigned
R0x00430010	**31:0**	**0x00000000**	**ADV_PATTERN_A_FMT1 (R/W)**			**unsigned**
	31:16	0x00000000	LV_DELAY			unsigned
	15:4	X	Undefined			
	3:0	0x00	STB_DELAY			unsigned
R0x00430018	**31:0**	**0x00000000**	**ADV_PATTERN_A_COLOR_R (R/W)**			**unsigned**
	31:16	0x00000000	COLOR_R			unsigned
	15:0	0x0000	COLOR_GR			unsigned
R0x0043001C	**31:0**	**0x00000000**	**ADV_PATTERN_A_COLOR_B (R/W)**			**unsigned**
	31:16	0x00000000	COLOR_B			unsigned
	15:0	0x0000	COLOR_GB			unsigned
R0x00430020	**31:0**	**0x01FFFFF-F**	**ADV_PATTERN_A_PN_RST_PER (R/W)**			**unsigned**
	31:25	X	Undefined			
	24:0	0x01FFFFF-F	PN_RST_PER			unsigned
R0x00430024	**31:0**	**0x00000FF-F**	**ADV_PATTERN_A_PN_MASK (R/W)**			**unsigned**
	31:12	X	Undefined			
	11:0	0x0FFF	PN_MASK			unsigned
R0x00450000	**31:0**	**0x00000000**	**ADV_SINF_BT656_B_CLK (R/W)**			**unsigned**
	31:1	X	Undefined			
	0	0x00	SENSOR_CLK_EDGE			unsigned
R0x00450004	**31:0**	**0x00000000**	**ADV_SINF_BT656_B_FMT (R/W)**			**unsigned**
	31:7	X	Undefined			
	6	0x00	BYTE			unsigned
	5	0x00	MSB_FIRST			unsigned
	4	0x00	MSB_8B			unsigned
	3	0x00	PACK			unsigned
	2:0	0x00	WIDTH			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00460000	**31:0**	**0x1F1F1F00**	**ADV_SINF_MIPI_B_CTL (R/W)**			**unsigned**
	31:29	X	Undefined			
	28	0x00000001	ULP_MANUAL_CLK			unsigned
	27:24	0x0000000F	ULP_MANUAL			unsigned
	23:21	X	Undefined			
	20	0x00000001	ULP_AUTO_CLK			unsigned
	19:16	0x0000000F	ULP_AUTO			unsigned
	15:13	X	Undefined			
	12	0x0001	SHUTDOWN_CLK			unsigned
	11:8	0x000F	SHUTDOWN			unsigned
	7	0x00	DATA_STROBE			unsigned
	6	0x00	ECC_BYP			unsigned
	5:4	X	Undefined			
	3:0	0x00	FORMAT_SEL			unsigned
R0x00460004	**31:0**	**0x00000100**	**ADV_SINF_MIPI_B_LP (R/W)**			**unsigned**
	31:24	X	Undefined			
	23:16	0x00000000	SAMPLE_DIV			unsigned
	15:13	X	Undefined			
	12:8	0x0001	SAMPLE_NR			unsigned
	7:5	X	Undefined			
	4:0	0x00	SAMPLE_TRESHOLD			unsigned
R0x00460008	**31:0**	**0x00000000**	**ADV_SINF_MIPI_B_T0 (R/W)**			**unsigned**
	31:24	X	Undefined			
	23:16	0x00000000	T_LPX			unsigned
	15:8	0x0000	T_TA_GO			unsigned
	7:0	0x00	T_TA_GET			unsigned
R0x0046000C	**31:0**	**0x00000000**	**ADV_SINF_MIPI_B_T1 (R/W)**			**unsigned**
	31:20	X	Undefined			
	19:0	0x00000000	T_WAKEUP			unsigned
R0x00460010	**31:0**	**0x00000000**	**ADV_SINF_MIPI_B_T2 (R/W)**			**unsigned**
	31:24	X	Undefined			
	23:16	0x00000000	T_HS_SETTLE			unsigned
	15:8	0x0000	T_TA_SURE			unsigned
	7:0	0x00	T_CLK_SETTLE			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00460014	**31:0**	**0x00000000**	**ADV_SINF_MIPI_B_DESC0 (R/W)**			**unsigned**
	31:30	0x00000000	ID_1			unsigned
	29:24	0x00000000	TYPE_1			unsigned
	23:21	X	Undefined			
	20	0x00000000	TO_PIPE_1			unsigned
	19	0x00000000	TO_MEM_1			unsigned
	18:16	0x00000000	INT_SEL_1			unsigned
	15:14	0x0000	ID_0			unsigned
	13:8	0x0000	TYPE_0			unsigned
	7:5	X	Undefined			
	4	0x00	TO_PIPE_0			unsigned
	3	0x00	TO_MEM_0			unsigned
	2:0	0x00	INT_SEL_0			unsigned
R0x00460018	**31:0**	**0x00000000**	**ADV_SINF_MIPI_B_DESC1 (R/W)**			**unsigned**
	31:30	0x00000000	ID_3			unsigned
	29:24	0x00000000	TYPE_3			unsigned
	23:21	X	Undefined			
	20	0x00000000	TO_PIPE_3			unsigned
	19	0x00000000	TO_MEM_3			unsigned
	18:16	0x00000000	INT_SEL_3			unsigned
	15:14	0x0000	ID_2			unsigned
	13:8	0x0000	TYPE_2			unsigned
	7:5	X	Undefined			
	4	0x00	TO_PIPE_2			unsigned
	3	0x00	TO_MEM_2			unsigned
	2:0	0x00	INT_SEL_2			unsigned
R0x0046001C	**31:0**	**0x00000000**	**ADV_SINF_MIPI_B_DESC2 (R/W)**			**unsigned**
	31:30	0x00000000	ID_5			unsigned
	29:24	0x00000000	TYPE_5			unsigned
	23:21	X	Undefined			
	20	0x00000000	TO_PIPE_5			unsigned
	19	0x00000000	TO_MEM_5			unsigned
	18:16	0x00000000	INT_SEL_5			unsigned
	15:14	0x0000	ID_4			unsigned
	13:8	0x0000	TYPE_4			unsigned
	7:5	X	Undefined			
	4	0x00	TO_PIPE_4			unsigned
	3	0x00	TO_MEM_4			unsigned
	2:0	0x00	INT_SEL_4			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00460020	**31:0**	**0x00000000**	**ADV_SINF_MIPI_B_DESC3 (R/W)**			**unsigned**
	31:30	0x00000000	ID_7			unsigned
	29:24	0x00000000	TYPE_7			unsigned
	23:21	X	Undefined			
	20	0x00000000	TO_PIPE_7			unsigned
	19	0x00000000	TO_MEM_7			unsigned
	18:16	0x00000000	INT_SEL_7			unsigned
	15:14	0x0000	ID_6			unsigned
	13:8	0x0000	TYPE_6			unsigned
	7:5	X	Undefined			
	4	0x00	TO_PIPE_6			unsigned
	3	0x00	TO_MEM_6			unsigned
	2:0	0x00	INT_SEL_6			unsigned
R0x00460024	**31:0**	**0x00000000**	**ADV_SINF_MIPI_B_M_BASE (R/W)**			**unsigned**
	31:20	X	Undefined			
	19:2	0x00000000	MEM_BASE			unsigned
	1:0	X	Undefined			
R0x00460028	**31:0**	**0x00000000**	**ADV_SINF_MIPI_B_M_LEN (R/W)**			**unsigned**
	31:20	X	Undefined			
	19:2	0x00000000	MEM_LENGTH			unsigned
	1:0	X	Undefined			
R0x0046002C	**31:0**	**0x00000000**	**ADV_SINF_MIPI_B_M_RP (R/W)**			**unsigned**
	31:20	X	Undefined			
	19:2	0x00000000	MEM_RP			unsigned
	1:0	X	Undefined			
R0x00460030	**31:0**	**0x00000000**	**ADV_SINF_MIPI_B_M_WP (R/W)**			**unsigned**
	31:20	X	Undefined			
	19:2	0x00000000	MEM_WP			unsigned
	1:0	X	Undefined			
R0x00470000	**31:0**	**0x00000000**	**ADV_SINF_MIPI_INTERNAL_B_LANE_0_FIFO (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:0	0x00	LANE_0_FIFO Reading this field extracts one byte from the Low Power Transmit/Receive FIFO; write to this field inserts one byte in to the Low Power Transmit/Receive FIFO.			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00470004	**31:0**	**0x00000001**	**ADV_SINF_MIPI_INTERNAL_B_LANE_0_FIFO_CTL (RWC)**			**unsigned**
	31:9	X	Undefined			
	8	0x0000	LANE_0_CLR Writing 1 to this bit clears the contents of Low Power Transmit/Receive FIFO. Reading this bit always returns zero.			unsigned
	7:4	X	Undefined			
	3	RO	LANE_0_TX_END This bit signals the state of Low Power Transmitter. If lane is in escape mode and transmitter is in idle state (Transmission/Reception FIFO is empty and all transmission activity are ended) this bit is set to 1, otherwise it is set to 0.			unsigned
	2	0x00	LANE_0_OVF This bit is set whenever write to the Transmission/Reception FIFO is performed and FIFO is already full. The signal is set irrespectively of the source of the write access (CPU or Low Power Receiver). This bit is cleared by writing one to it.			unsigned
	1	RO	LANE_0_FULL This bit signals the state of Low Power Transmit/Receive FIFO. It is one when FIFO is full and zero otherwise.			unsigned
	0	RO	LANE_0_EMPTY This bit signals the state of Low Power Transmit/Receive FIFO. It is one when FIFO is empty and zero otherwise.			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00470008	**31:0**	**0x0000000-C**	**ADV_SINF_MIPI_INTERNAL_B_LANE_0_STAT (RWC)**			**unsigned**
	31:30	RO	LANE_0_ERR_LP_VAL Whenever error or abort condition is detected, this field is set to current Dp/Dn line values.			unsigned
	29:28	X	Undefined			
	27:24	RO	LANE_0_ERR_STATE Whenever error or abort condition is detected, this field is set to the current lane control state.			unsigned
	23:19	X	Undefined			
	18	0x00000000	LANE_0_ERR This bit is set whenever illegal state is detected on the lane. This bit is cleared by writing 1 to it.			unsigned
	17	0x00000000	LANE_0_ABORT This bit is set whenever unexpected STOP condition is detected on the lane. This bit is cleared by writing 1 to it			unsigned
	16	RO	LANE_0_STATE_CH Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, this bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this bit is set on every STATE. This bit is cleared by writing 1 to it.			unsigned
	15	0x0000	LANE_0_MATCH_EN Whenever STATE field becomes equal to MATCH field and this bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If this bit is cleared, STATE_CH bit is set on every STATE.			unsigned
	14:12	X	Undefined			
	11:8	0x0000	LANE_0_MATCH This field is used to track Lane Control State change. Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this field has no function.			unsigned
	7:6	RO	LANE_0_LP_VAL This field represents the state of the Dp/Dn lines after over-sampler.			unsigned
	5:4	X	Undefined			
	3:0	RO	LANE_0_STATE This field reflects the lane control state. 0x0 stop_s 0x1 hs_req_s 0x2 lp_req_s 0x3 hs_s 0x4 lp_s 0x5 esc_req_s 0x6 turn_req_s 0x7 esc_s 0x8 esc_0 0x9 esc_1 0xa turn_s 0xb turn_mark 0xc error_s			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0047000C	**31:0**	**0x00000101**	**ADV_SINF_MIPI_INTERNAL_B_LANE_0_CTL (RWC)**			**unsigned**
	31:18	X	Undefined			
	17	0x00000000	LANE_0_CONT This bit is set whenever different state of the lane than driving state is detected during Low Power mode, or state different than 2b00 is detected in High Speed mode. This bit is cleared by writing 1 to it.			unsigned
	16	0x00000000	LANE_0_MODE_CH This signal is set whenever lane mode is changed. The bit is cleared by writing 1 to it			unsigned
	15:10	X	Undefined			
	9:8	0x0001	LANE_0_MODE_RQ This field instructs the lane control logic to go to the requested state. 00b: no request 01b: TURN ARROUND mode request 10b: ESCAPE mode request 11b: reserved, must not be used			unsigned
	7:2	X	Undefined			
	1:0	RO	LANE_0_MODE This field reflects the lane mode: 00b: STOP 01b: TURN ARROUND 10b: ESCAPE 11b: HIGH SPEED			unsigned
R0x00470020	**31:0**	**0x00000000**	**ADV_SINF_MIPI_INTERNAL_B_LANE_1_FIFO (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:0	0x00	LANE_1_FIFO Reading this field extracts one byte from the Low Power Transmit/ Receive FIFO; write to this field inserts one byte in to the Low Power Transmit/Receive FIFO.			unsigned
R0x00470024	**31:0**	**0x00000001**	**ADV_SINF_MIPI_INTERNAL_B_LANE_1_FIFO_CTL (RWC)**			**unsigned**
	31:9	X	Undefined			
	8	0x0000	LANE_1_CLR Writing 1 to this bit clears the contents of Low Power Transmit/Receive FIFO. Reading this bit always returns zero.			unsigned
	7:4	X	Undefined			
	3	RO	LANE_1_TX_END This bit signals the state of Low Power Transmitter. If lane is in escape mode and transmitter is in idle state (Transmission/Reception FIFO is empty and all transmission activity are ended) this bit is set to 1, otherwise it is set to 0.			unsigned
	2	0x00	LANE_1_OVF This bit is set whenever write to the Transmission/Reception FIFO is performed and FIFO is already full. The signal is set irrespectively of the source of the write access (CPU or Low Power Receiver). This bit is cleared by writing one to it.			unsigned
	1	RO	LANE_1_FULL This bit signals the state of Low Power Transmit/Receive FIFO. It is one when FIFO is full and zero otherwise.			unsigned
	0	RO	LANE_1_EMPTY This bit signals the state of Low Power Transmit/Receive FIFO. It is one when FIFO is empty and zero otherwise.			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00470028	**31:0**	**0x0000000-C**	**ADV_SINF_MIPI_INTERNAL_B_LANE_1_STAT (RWC)**			**unsigned**
	31:30	RO	LANE_1_ERR_LP_VAL Whenever error or abort condition is detected, this field is set to current Dp/Dn line values.			unsigned
	29:28	X	Undefined			
	27:24	RO	LANE_1_ERR_STATE Whenever error or abort condition is detected, this field is set to the current lane control state.			unsigned
	23:19	X	Undefined			
	18	0x00000000	LANE_1_ERR This bit is set whenever illegal state is detected on the lane. This bit is cleared by writing 1 to it.			unsigned
	17	0x00000000	LANE_1_ABORT This bit is set whenever unexpected STOP condition is detected on the lane. This bit is cleared by writing 1 to it			unsigned
	16	RO	LANE_1_STATE_CH Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, this bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this bit is set on every STATE. This bit is cleared by writing 1 to it.			unsigned
	15	0x0000	LANE_1_MATCH_EN Whenever STATE field becomes equal to MATCH field and this bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If this bit is cleared, STATE_CH bit is set on every STATE.			unsigned
	14:12	X	Undefined			
	11:8	0x0000	LANE_1_MATCH This field is used to track Lane Control State change. Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this field has no function.			unsigned
	7:6	RO	LANE_1_LP_VAL This field represents the state of the Dp/Dn lines after over-sampler.			unsigned
	5:4	X	Undefined			
	3:0	RO	LANE_1_STATE This field reflects the lane control state. 0x0 stop_s 0x1 hs_req_s 0x2 lp_req_s 0x3 hs_s 0x4 lp_s 0x5 esc_req_s 0x6 turn_req_s 0x7 esc_s 0x8 esc_0 0x9 esc_1 0xa turn_s 0xb turn_mark 0xc error_s			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0047002C	**31:0**	**0x00000101**	**ADV_SINF_MIPI_INTERNAL_B_LANE_1_CTL (RWC)**			**unsigned**
	31:18	X	Undefined			
	17	0x00000000	LANE_1_CONT This bit is set whenever different state of the lane than driving state is detected during Low Power mode, or state different than 2b00 is detected in High Speed mode. This bit is cleared by writing 1 to it.			unsigned
	16	0x00000000	LANE_1_MODE_CH This signal is set whenever lane mode is changed. The bit is cleared by writing 1 to it			unsigned
	15:10	X	Undefined			
	9:8	0x0001	LANE_1_MODE_RQ This field instructs the lane control logic to go to the requested state. 00b: no request 01b: TURN ARROUND mode request 10b: ESCAPE mode request 11b: reserved, must not be used			unsigned
	7:2	X	Undefined			
	1:0	RO	LANE_1_MODE This field reflects the lane mode: 00b: STOP 01b: TURN ARROUND 10b: ESCAPE 11b: HIGH SPEED			unsigned
R0x00470040	**31:0**	**0x00000000**	**ADV_SINF_MIPI_INTERNAL_B_LANE_2_FIFO (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:0	0x00	LANE_2_FIFO Reading this field extracts one byte from the Low Power Transmit/Receive FIFO; write to this field inserts one byte in to the Low Power Transmit/Receive FIFO.			unsigned
R0x00470044	**31:0**	**0x00000001**	**ADV_SINF_MIPI_INTERNAL_B_LANE_2_FIFO_CTL (RWC)**			**unsigned**
	31:9	X	Undefined			
	8	0x0000	LANE_2_CLR Writing 1 to this bit clears the contents of Low Power Transmit/Receive FIFO. Reading this bit always returns zero.			unsigned
	7:4	X	Undefined			
	3	RO	LANE_2_TX_END This bit signals the state of Low Power Transmitter. If lane is in escape mode and transmitter is in idle state (Transmission/Reception FIFO is empty and all transmission activity are ended) this bit is set to 1, otherwise it is set to 0.			unsigned
	2	0x00	LANE_2_OVF This bit is set whenever write to the Transmission/Reception FIFO is performed and FIFO is already full. The signal is set irrespectively of the source of the write access (CPU or Low Power Receiver). This bit is cleared by writing one to it.			unsigned
	1	RO	LANE_2_FULL This bit signals the state of Low Power Transmit/Receive FIFO. It is one when FIFO is full and zero otherwise.			unsigned
	0	RO	LANE_2_EMPTY This bit signals the state of Low Power Transmit/Receive FIFO. It is one when FIFO is empty and zero otherwise.			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
	31:0	**0x0000000-C**	**ADV_SINF_MIPI_INTERNAL_B_LANE_2_STAT (RWC)**			**unsigned**
	31:30	RO	LANE_2_ERR_LP_VAL Whenever error or abort condition is detected, this field is set to current Dp/Dn line values.			unsigned
	29:28	X	Undefined			
	27:24	RO	LANE_2_ERR_STATE Whenever error or abort condition is detected, this field is set to the current lane control state.			unsigned
	23:19	X	Undefined			
	18	0x00000000	LANE_2_ERR This bit is set whenever illegal state is detected on the lane. This bit is cleared by writing 1 to it.			unsigned
	17	0x00000000	LANE_2_ABORT This bit is set whenever unexpected STOP condition is detected on the lane. This bit is cleared by writing 1 to it			unsigned
	16	RO	LANE_2_STATE_CH Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, this bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this bit is set on every STATE. This bit is cleared by writing 1 to it.			unsigned
R0x00470048	15	0x0000	LANE_2_MATCH_EN Whenever STATE field becomes equal to MATCH field and this bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If this bit is cleared, STATE_CH bit is set on every STATE.			unsigned
	14:12	X	Undefined			
	11:8	0x0000	LANE_2_MATCH This field is used to track Lane Control State change. Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this field has no function.			unsigned
	7:6	RO	LANE_2_LP_VAL This field represents the state of the Dp/Dn lines after over-sampler.			unsigned
	5:4	X	Undefined			
	3:0	RO	LANE_2_STATE This field reflects the lane control state. 0x0 stop_s 0x1 hs_req_s 0x2 lp_req_s 0x3 hs_s 0x4 lp_s 0x5 esc_req_s 0x6 turn_req_s 0x7 esc_s 0x8 esc_0 0x9 esc_1 0xa turn_s 0xb turn_mark 0xc error_s			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0047004C	**31:0**	**0x00000101**	**ADV_SINF_MIPI_INTERNAL_B_LANE_2_CTL (RWC)**			**unsigned**
	31:18	X	Undefined			
	17	0x00000000	LANE_2_CONT This bit is set whenever different state of the lane than driving state is detected during Low Power mode, or state different than 2b00 is detected in High Speed mode. This bit is cleared by writing 1 to it.			unsigned
	16	0x00000000	LANE_2_MODE_CH This signal is set whenever lane mode is changed. The bit is cleared by writing 1 to it			unsigned
	15:10	X	Undefined			
	9:8	0x0001	LANE_2_MODE_RQ This field instructs the lane control logic to go to the requested state. 00b: no request 01b: TURN ARROUND mode request 10b: ESCAPE mode request 11b: reserved, must not be used			unsigned
	7:2	X	Undefined			
	1:0	RO	LANE_2_MODE This field reflects the lane mode: 00b: STOP 01b: TURN ARROUND 10b: ESCAPE 11b: HIGH SPEED			unsigned
R0x00470060	**31:0**	**0x00000000**	**ADV_SINF_MIPI_INTERNAL_B_LANE_3_FIFO (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:0	0x00	LANE_3_FIFO Reading this field extracts one byte from the Low Power Transmit/ Receive FIFO; write to this field inserts one byte in to the Low Pow- er Transmit/Receive FIFO.			unsigned
R0x00470064	**31:0**	**0x00000001**	**ADV_SINF_MIPI_INTERNAL_B_LANE_3_FIFO_CTL (RWC)**			**unsigned**
	31:9	X	Undefined			
	8	0x0000	LANE_3_CLR Writing 1 to this bit clears the contents of Low Power Transmit/Receive FIFO. Reading this bit always returns zero.			unsigned
	7:4	X	Undefined			
	3	RO	LANE_3_TX_END This bit signals the state of Low Power Transmitter. If lane is in escape mode and transmitter is in idle state (Transmission/Re- ception FIFO is empty and all transmission activity are ended) this bit is set to 1, otherwise it is set to 0.			unsigned
	2	0x00	LANE_3_OVF This bit is set whenever write to the Transmission/Reception FIFO is performed and FIFO is already full. The signal is set irrespectively of the source of the write access (CPU or Low Power Receiver). This bit is cleared by writing one to it.			unsigned
	1	RO	LANE_3_FULL This bit signals the state of Low Power Transmit/Receive FIFO. It is one when FIFO is full and zero otherwise.			unsigned
	0	RO	LANE_3_EMPTY This bit signals the state of Low Power Transmit/Receive FIFO. It is one when FIFO is empty and zero otherwise.			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00470068	**31:0**	**0x0000000-C**	**ADV_SINF_MIPI_INTERNAL_B_LANE_3_STAT (RWC)**			**unsigned**
	31:30	RO	LANE_3_ERR_LP_VAL Whenever error or abort condition is detected, this field is set to current Dp/Dn line values.			unsigned
	29:28	X	Undefined			
	27:24	RO	LANE_3_ERR_STATE Whenever error or abort condition is detected, this field is set to the current lane control state.			unsigned
	23:19	X	Undefined			
	18	0x00000000	LANE_3_ERR This bit is set whenever illegal state is detected on the lane. This bit is cleared by writing 1 to it.			unsigned
	17	0x00000000	LANE_3_ABORT This bit is set whenever unexpected STOP condition is detected on the lane. This bit is cleared by writing 1 to it			unsigned
	16	RO	LANE_3_STATE_CH Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, this bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this bit is set on every STATE. This bit is cleared by writing 1 to it.			unsigned
	15	0x0000	LANE_3_MATCH_EN Whenever STATE field becomes equal to MATCH field and this bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If this bit is cleared, STATE_CH bit is set on every STATE.			unsigned
	14:12	X	Undefined			
	11:8	0x0000	LANE_3_MATCH This field is used to track Lane Control State change. Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this field has no function.			unsigned
	7:6	RO	LANE_3_LP_VAL This field represents the state of the Dp/Dn lines after over-sampler.			unsigned
	5:4	X	Undefined			
	3:0	RO	LANE_3_STATE This field reflects the lane control state. 0x0 stop_s 0x1 hs_req_s 0x2 lp_req_s 0x3 hs_s 0x4 lp_s 0x5 esc_req_s 0x6 turn_req_s 0x7 esc_s 0x8 esc_0 0x9 esc_1 0xa turn_s 0xb turn_mark 0xc error_s			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0047006C	**31:0**	**0x00000101**	**ADV_SINF_MIPI_INTERNAL_B_LANE_3_CTL (RWC)**			**unsigned**
	31:18	X	Undefined			
	17	0x00000000	LANE_3_CONT This bit is set whenever different state of the lane than driving state is detected during Low Power mode, or state different than 2b00 is detected in High Speed mode. This bit is cleared by writing 1 to it.			unsigned
	16	0x00000000	LANE_3_MODE_CH This signal is set whenever lane mode is changed. The bit is cleared by writing 1 to it			unsigned
	15:10	X	Undefined			
	9:8	0x0001	LANE_3_MODE_RQ This field instructs the lane control logic to go to the requested state. 00b: no request 01b: TURN ARROUND mode request 10b: ESCAPE mode request 11b: reserved, must not be used			unsigned
	7:2	X	Undefined			
	1:0	RO	LANE_3_MODE This field reflects the lane mode: 00b: STOP 01b: TURN ARROUND 10b: ESCAPE 11b: HIGH SPEED			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
	31:0	**0x00000004**	**ADV_SINF_MIPI_INTERNAL_B_LANE_CLK_STAT (RWC)**			**unsigned**
	31:30	RO	LANE_CLK_ERR_LP_VAL Whenever error or abort condition is detected, this field is set to current Dp/Dn line values.			unsigned
	29:27	X	Undefined			
	26:24	RO	LANE_CLK_ERR_STATE Whenever error or abort condition is detected, this field is set to the current lane control state.			unsigned
	23:19	X	Undefined			
	18	0x00000000	LANE_CLK_ERR This bit is set whenever illegal state is detected on the lane. This bit is cleared by writing 1 to it.			unsigned
	17	0x00000000	LANE_CLK_ABORT This bit is set whenever unexpected STOP condition is detected on the lane. This bit is cleared by writing 1 to it			unsigned
	16	RO	LANE_CLK_STATE_CH Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, this bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this bit is set on every STATE. This bit is cleared by writing 1 to it.			unsigned
R0x00470088	15	0x0000	LANE_CLK_MATCH_EN Whenever STATE field becomes equal to MATCH field and this bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If this bit is cleared, STATE_CH bit is set on every STATE.			unsigned
	14:12	X	Undefined			
	11:8	0x0000	LANE_CLK_MATCH This field is used to track Lane Control State change. Whenever STATE field becomes equal to MATCH field and MATCH_EN bit is set, STATE_CH bit is set and state_chg_int_[0:3] interrupt is triggered. If MATCH_EN bit is cleared, this field has no function.			unsigned
	7:6	RO	LANE_CLK_LP_VAL This field represents the state of the Dp/Dn lines after over-sampler.			unsigned
	5:3	X	Undefined			
	2:0	RO	LANE_CLK_STATE This field reflects the lane control state. 011b stop_s 001b clk_req_s 010b ulp_req_s 000b clk_s 110b ulp_s 111b mark_0 101b mark_1 100b error_s			unsigned
	31:0	**0x00000000**	**ADV_PATTERN_B_MODE (R/W)**			**unsigned**
	31:6	X	Undefined			
R0x00480000	5	0x00	FLIP_H			unsigned
	4	0x00	FLIP_V			unsigned
	3:0	0x00	IMG_MODE			unsigned
	31:0	**0x00000000**	**ADV_PATTERN_B_WIDTH (R/W)**			**unsigned**
R0x00480004	31:13	X	Undefined			
	12:0	0x0000	WIDTH			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00480008	**31:0**	**0x00000000**	**ADV_PATTERN_B_HEIGHT (R/W)**			**unsigned**
	31:12	X	Undefined			
	11:0	0x0000	HEIGHT			unsigned
R0x0048000C	**31:0**	**0x00000000**	**ADV_PATTERN_B_FMT0 (R/W)**			**unsigned**
	31:28	X	Undefined			
	27:0	0x00000000	FV_DELAY			unsigned
R0x00480010	**31:0**	**0x00000000**	**ADV_PATTERN_B_FMT1 (R/W)**			**unsigned**
	31:16	0x00000000	LV_DELAY			unsigned
	15:4	X	Undefined			
	3:0	0x00	STB_DELAY			unsigned
R0x00480018	**31:0**	**0x00000000**	**ADV_PATTERN_B_COLOR_R (R/W)**			**unsigned**
	31:16	0x00000000	COLOR_R			unsigned
	15:0	0x0000	COLOR_GR			unsigned
R0x0048001C	**31:0**	**0x00000000**	**ADV_PATTERN_B_COLOR_B (R/W)**			**unsigned**
	31:16	0x00000000	COLOR_B			unsigned
	15:0	0x0000	COLOR_GB			unsigned
R0x00480020	**31:0**	**0x01FFFFF-F**	**ADV_PATTERN_B_PN_RST_PER (R/W)**			**unsigned**
	31:25	X	Undefined			
	24:0	0x01FFFFF-F	PN_RST_PER			unsigned
R0x00480024	**31:0**	**0x00000FF-F**	**ADV_PATTERN_B_PN_MASK (R/W)**			**unsigned**
	31:12	X	Undefined			
	11:0	0x0FFF	PN_MASK			unsigned
R0x00490000	**31:0**	**0x00000000**	**ADV_CAPTURE_A_CRP_0 (R/W)**			**unsigned**
	31:16	0x00000000	A_CRP_Y0			unsigned
	15:0	0x0000	A_CRP_X0			unsigned
R0x00490004	**31:0**	**0x00000000**	**ADV_CAPTURE_A_CRP_1 (R/W)**			**unsigned**
	31:16	0x00000000	A_CRP_Y1			unsigned
	15:0	0x0000	A_CRP_X1			unsigned
R0x00490008	**31:0**	**0x00000000**	**ADV_CAPTURE_B_CRP_0 (R/W)**			**unsigned**
	31:16	0x00000000	B_CRP_Y0			unsigned
	15:0	0x0000	B_CRP_X0			unsigned
R0x0049000C	**31:0**	**0x00000000**	**ADV_CAPTURE_B_CRP_1 (R/W)**			**unsigned**
	31:16	0x00000000	B_CRP_Y1			unsigned
	15:0	0x0000	B_CRP_X1			unsigned
R0x00490010	**31:0**	**0x00000000**	**ADV_CAPTURE_INC_0 (R/W)**			**unsigned**
	31:16	0x00000000	INC_Y0			unsigned
	15:0	0x0000	INC_X0			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00490014	**31:0**	**0x00000000**	**ADV_CAPTURE_INC_1 (R/W)**			**unsigned**
	31:16	0x00000000	INC_Y1			unsigned
	15:0	0x0000	INC_X1			unsigned
R0x00490020	**31:0**	**0x00000000**	**ADV_CAPTURE_A_SIZE (R/W)**			**unsigned**
	31:16	0x00000000	A_HEIGHT			unsigned
	15:0	0x0000	A_WIDTH			unsigned
R0x00490024	**31:0**	**0x00000000**	**ADV_CAPTURE_A_REPAIR (R/W)**			**unsigned**
	31:2	X	Undefined			
	1	0x00	A_H_REPAIR			unsigned
	0	0x00	A_W_REPAIR			unsigned
R0x00490028	**31:0**	**0x00000000**	**ADV_CAPTURE_B_SIZE (R/W)**			**unsigned**
	31:16	0x00000000	B_HEIGHT			unsigned
	15:0	0x0000	B_WIDTH			unsigned
R0x0049002C	**31:0**	**0x00000000**	**ADV_CAPTURE_B_REPAIR (R/W)**			**unsigned**
	31:2	X	Undefined			
	1	0x00	B_H_REPAIR			unsigned
	0	0x00	B_W_REPAIR			unsigned
R0x00490030	**31:0**	**0x00000001**	**ADV_CAPTURE_A_DROP_OUT (R/W)**			**unsigned**
	31:1	X	Undefined			
	0	0x01	A_DROP_OUT			unsigned
R0x00490034	**31:0**	**0x00000001**	**ADV_CAPTURE_A_DROP_IN (R/W)**			**unsigned**
	31:1	X	Undefined			
	0	0x01	A_DROP_IN			unsigned
R0x00490038	**31:0**	**0x00000001**	**ADV_CAPTURE_B_DROP_OUT (R/W)**			**unsigned**
	31:1	X	Undefined			
	0	0x01	B_DROP_OUT			unsigned
R0x0049003C	**31:0**	**0x00000001**	**ADV_CAPTURE_B_DROP_IN (R/W)**			**unsigned**
	31:1	X	Undefined			
	0	0x01	B_DROP_IN			unsigned
R0x00490040	**31:0**	**0x00000000**	**ADV_CAPTURE_A_FV_CNT (RO)**			**unsigned**
	31:16	X	Undefined			
	15:0	RO	A_FV_CNT			unsigned
R0x00490044	**31:0**	**0x00000000**	**ADV_CAPTURE_B_FV_CNT (RO)**			**unsigned**
	31:16	X	Undefined			
	15:0	RO	B_FV_CNT			unsigned
R0x00490048	**31:0**	**0x00000000**	**ADV_CAPTURE_SINF_A_COMP (R/W)**			**unsigned**
	31:2	X	Undefined			
	1:0	0x00	A_COMP			unsigned
R0x0049004C	**31:0**	**0x00000000**	**ADV_CAPTURE_SINF_B_COMP (R/W)**			**unsigned**
	31:2	X	Undefined			
	1:0	0x00	B_COMP			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x004A0000	**31:0**	**0x00000000**	**ADV_SYNC_FIFO_CTRL (R/W)**			**unsigned**
	31:4	X	Undefined			
	3	0x00	BINY_EN			unsigned
	2	0x00	BINX_EN			unsigned
	1	0x00	BIT16_EN			unsigned
	0	0x00	BIN_EN			unsigned
R0x004A0004	**31:0**	**0x00000000**	**ADV_SYNC_FIFO_THR (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:0	0x00	THR			unsigned
R0x004A0008	**31:0**	**0x00000000**	**ADV_SYNC_FIFO_TH (R/W)**			**unsigned**
	31:30	X	Undefined			
	29:20	0x00000000	TH2			unsigned
	19:10	0x00000000	TH1			unsigned
	9:0	0x0000	TH0			unsigned
R0x004A000C	**31:0**	**0x00000000**	**ADV_SYNC_FIFO_IRQ_LINE_NR (R/W)**			**unsigned**
	31:28	X	Undefined			
	27:16	0x00000000	IRQ_LINE_END_NR			unsigned
	15:12	X	Undefined			
	11:0	0x0000	IRQ_LINE_START_NR			unsigned
R0x004A0010	**31:0**	**0x00000000**	**ADV_SYNC_FIFO_THYR (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:0	0x00	THYR			unsigned
R0x004A0014	**31:0**	**0x00000000**	**ADV_SYNC_FIFO_THY (R/W)**			**unsigned**
	31:30	X	Undefined			
	29:20	0x00000000	THY2			unsigned
	19:10	0x00000000	THY1			unsigned
	9:0	0x0000	THY0			unsigned
R0x004A0018	**31:0**	**0x00000000**	**ADV_SYNC_FIFO_FIFO_MAX_LEVEL (RO)**			**unsigned**
	31:16	RO	FIFO_MAX_LEVEL_B			unsigned
	15:0	RO	FIFO_MAX_LEVEL_A			unsigned
R0x004B0000	**31:0**	**0x00000000**	**ADV_IRQ_SINF_A_INTE (R/W)**			**unsigned**
	31:12	X	Undefined			
	11	0x0000	MIPI_DMA_FIFO_OVF_INTE			unsigned
	10	0x0000	MIPI_CLK_ERROR_INTE			unsigned
	9	0x0000	MIPI_CLK_ABORT_INTE			unsigned
	8	0x0000	MIPI_CLK_STATE_CHANGE_INTE			unsigned
	7	0x00	MIPI_PACKET_END_EARLY_INTE			unsigned
	6	0x00	MIPI_CRC_ERROR_INTE			unsigned
	5	0x00	MIPI_ECC_ERROR_INTE			unsigned
	4	0x00	MIPI_ECC_WARN_INTE			unsigned
	3:0	0x00	MIPI_INT_INTE			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x004B0004	**31:0**	**0x00000000**	**ADV_IRQ_SINF_A_INTS (RWC)**			**unsigned**
	31:12	X	Undefined			
	11	0x0000	MIPI_DMA_FIFO_OVF_INTS			unsigned
	10	0x0000	MIPI_CLK_ERROR_INTS			unsigned
	9	0x0000	MIPI_CLK_ABORT_INTS			unsigned
	8	0x0000	MIPI_CLK_STATE_CHANGE_INTS			unsigned
	7	0x00	MIPI_PACKET_END_EARLY_INTS			unsigned
	6	0x00	MIPI_CRC_ERROR_INTS			unsigned
	5	0x00	MIPI_ECC_ERROR_INTS			unsigned
	4	0x00	MIPI_ECC_WARN_INTS			unsigned
	3:0	0x00	MIPI_INT_INTS			unsigned
R0x004B0010	**31:0**	**0x00000000**	**ADV_IRQ_SINF_A_INTE_L0 (R/W)**			**unsigned**
	31:10	X	Undefined			
	9	0x0000	MIPI_L0_CONTENTION_CD_INTE			unsigned
	8	0x0000	MIPI_L0_CONTENTION_RX_INTE			unsigned
	7	0x00	MIPI_L0_ERROR_INTE			unsigned
	6	0x00	MIPI_L0_ABORT_INTE			unsigned
	5	0x00	MIPI_L0_STATE_CHANGE_INTE			unsigned
	4	0x00	MIPI_L0_MODE_CHANGE_INTE			unsigned
	3	0x00	MIPI_L0_DATA_READY_INTE			unsigned
	2	0x00	MIPI_L0_FIFO_OVF_INTE			unsigned
	1	0x00	MIPI_L0_TX_END_INTE			unsigned
	0	0x00	MIPI_L0_FIFO_EMPTY_INTE			unsigned
R0x004B0014	**31:0**	**0x00000000**	**ADV_IRQ_SINF_A_INTE_L1 (R/W)**			**unsigned**
	31:10	X	Undefined			
	9	0x0000	MIPI_L1_CONTENTION_CD_INTE			unsigned
	8	0x0000	MIPI_L1_CONTENTION_RX_INTE			unsigned
	7	0x00	MIPI_L1_ERROR_INTE			unsigned
	6	0x00	MIPI_L1_ABORT_INTE			unsigned
	5	0x00	MIPI_L1_STATE_CHANGE_INTE			unsigned
	4	0x00	MIPI_L1_MODE_CHANGE_INTE			unsigned
	3	0x00	MIPI_L1_DATA_READY_INTE			unsigned
	2	0x00	MIPI_L1_FIFO_OVF_INTE			unsigned
	1	0x00	MIPI_L1_TX_END_INTE			unsigned
	0	0x00	MIPI_L1_FIFO_EMPTY_INTE			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x004B0018	**31:0**	**0x00000000**	**ADV_IRQ_SINF_A_INTE_L2 (R/W)**			**unsigned**
	31:10	X	Undefined			
	9	0x0000	MIPI_L2_CONTENTION_CD_INTE			unsigned
	8	0x0000	MIPI_L2_CONTENTION_RX_INTE			unsigned
	7	0x00	MIPI_L2_ERROR_INTE			unsigned
	6	0x00	MIPI_L2_ABORT_INTE			unsigned
	5	0x00	MIPI_L2_STATE_CHANGE_INTE			unsigned
	4	0x00	MIPI_L2_MODE_CHANGE_INTE			unsigned
	3	0x00	MIPI_L2_DATA_READY_INTE			unsigned
	2	0x00	MIPI_L2_FIFO_OVF_INTE			unsigned
	1	0x00	MIPI_L2_TX_END_INTE			unsigned
	0	0x00	MIPI_L2_FIFO_EMPTY_INTE			unsigned
R0x004B001C	**31:0**	**0x00000000**	**ADV_IRQ_SINF_A_INTE_L3 (R/W)**			**unsigned**
	31:10	X	Undefined			
	9	0x0000	MIPI_L3_CONTENTION_CD_INTE			unsigned
	8	0x0000	MIPI_L3_CONTENTION_RX_INTE			unsigned
	7	0x00	MIPI_L3_ERROR_INTE			unsigned
	6	0x00	MIPI_L3_ABORT_INTE			unsigned
	5	0x00	MIPI_L3_STATE_CHANGE_INTE			unsigned
	4	0x00	MIPI_L3_MODE_CHANGE_INTE			unsigned
	3	0x00	MIPI_L3_DATA_READY_INTE			unsigned
	2	0x00	MIPI_L3_FIFO_OVF_INTE			unsigned
	1	0x00	MIPI_L3_TX_END_INTE			unsigned
	0	0x00	MIPI_L3_FIFO_EMPTY_INTE			unsigned
R0x004B0020	**31:0**	**0x00000000**	**ADV_IRQ_SINF_A_INTS_L0 (RWC)**			**unsigned**
	31:10	X	Undefined			
	9	0x0000	MIPI_L0_CONTENTION_CD_INTS			unsigned
	8	0x0000	MIPI_L0_CONTENTION_RX_INTS			unsigned
	7	0x00	MIPI_L0_ERROR_INTS			unsigned
	6	0x00	MIPI_L0_ABORT_INTS			unsigned
	5	0x00	MIPI_L0_STATE_CHANGE_INTS			unsigned
	4	0x00	MIPI_L0_MODE_CHANGE_INTS			unsigned
	3	0x00	MIPI_L0_DATA_READY_INTS			unsigned
	2	0x00	MIPI_L0_FIFO_OVF_INTS			unsigned
	1	0x00	MIPI_L0_TX_END_INTS			unsigned
	0	0x00	MIPI_L0_FIFO_EMPTY_INTS			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x004B0024	**31:0**	**0x00000000**	**ADV_IRQ_SINF_A_INTS_L1 (RWC)**			**unsigned**
	31:10	X	Undefined			
	9	0x0000	MIPI_L1_CONTENTION_CD_INTS			unsigned
	8	0x0000	MIPI_L1_CONTENTION_RX_INTS			unsigned
	7	0x00	MIPI_L1_ERROR_INTS			unsigned
	6	0x00	MIPI_L1_ABORT_INTS			unsigned
	5	0x00	MIPI_L1_STATE_CHANGE_INTS			unsigned
	4	0x00	MIPI_L1_MODE_CHANGE_INTS			unsigned
	3	0x00	MIPI_L1_DATA_READY_INTS			unsigned
	2	0x00	MIPI_L1_FIFO_OVF_INTS			unsigned
	1	0x00	MIPI_L1_TX_END_INTS			unsigned
	0	0x00	MIPI_L1_FIFO_EMPTY_INTS			unsigned
R0x004B0028	**31:0**	**0x00000000**	**ADV_IRQ_SINF_A_INTS_L2 (RWC)**			**unsigned**
	31:10	X	Undefined			
	9	0x0000	MIPI_L2_CONTENTION_CD_INTS			unsigned
	8	0x0000	MIPI_L2_CONTENTION_RX_INTS			unsigned
	7	0x00	MIPI_L2_ERROR_INTS			unsigned
	6	0x00	MIPI_L2_ABORT_INTS			unsigned
	5	0x00	MIPI_L2_STATE_CHANGE_INTS			unsigned
	4	0x00	MIPI_L2_MODE_CHANGE_INTS			unsigned
	3	0x00	MIPI_L2_DATA_READY_INTS			unsigned
	2	0x00	MIPI_L2_FIFO_OVF_INTS			unsigned
	1	0x00	MIPI_L2_TX_END_INTS			unsigned
	0	0x00	MIPI_L2_FIFO_EMPTY_INTS			unsigned
R0x004B002C	**31:0**	**0x00000000**	**ADV_IRQ_SINF_A_INTS_L3 (RWC)**			**unsigned**
	31:10	X	Undefined			
	9	0x0000	MIPI_L3_CONTENTION_CD_INTS			unsigned
	8	0x0000	MIPI_L3_CONTENTION_RX_INTS			unsigned
	7	0x00	MIPI_L3_ERROR_INTS			unsigned
	6	0x00	MIPI_L3_ABORT_INTS			unsigned
	5	0x00	MIPI_L3_STATE_CHANGE_INTS			unsigned
	4	0x00	MIPI_L3_MODE_CHANGE_INTS			unsigned
	3	0x00	MIPI_L3_DATA_READY_INTS			unsigned
	2	0x00	MIPI_L3_FIFO_OVF_INTS			unsigned
	1	0x00	MIPI_L3_TX_END_INTS			unsigned
	0	0x00	MIPI_L3_FIFO_EMPTY_INTS			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x004C0000	**31:0**	**0x00000000**	**ADV_IRQ_SINF_B_INTE (R/W)**			**unsigned**
	31:12	X	Undefined			
	11	0x0000	MIPI_DMA_FIFO_OVF_INTE			unsigned
	10	0x0000	MIPI_CLK_ERROR_INTE			unsigned
	9	0x0000	MIPI_CLK_ABORT_INTE			unsigned
	8	0x0000	MIPI_CLK_STATE_CHANGE_INTE			unsigned
	7	0x00	MIPI_PACKET_END_EARLY_INTE			unsigned
	6	0x00	MIPI_CRC_ERROR_INTE			unsigned
	5	0x00	MIPI_ECC_ERROR_INTE			unsigned
	4	0x00	MIPI_ECC_WARN_INTE			unsigned
	3:0	0x00	MIPI_INT_INTE			unsigned
R0x004C0004	**31:0**	**0x00000000**	**ADV_IRQ_SINF_B_INTS (RWC)**			**unsigned**
	31:12	X	Undefined			
	11	0x0000	MIPI_DMA_FIFO_OVF_INTS			unsigned
	10	0x0000	MIPI_CLK_ERROR_INTS			unsigned
	9	0x0000	MIPI_CLK_ABORT_INTS			unsigned
	8	0x0000	MIPI_CLK_STATE_CHANGE_INTS			unsigned
	7	0x00	MIPI_PACKET_END_EARLY_INTS			unsigned
	6	0x00	MIPI_CRC_ERROR_INTS			unsigned
	5	0x00	MIPI_ECC_ERROR_INTS			unsigned
	4	0x00	MIPI_ECC_WARN_INTS			unsigned
	3:0	0x00	MIPI_INT_INTS			unsigned
R0x004C0010	**31:0**	**0x00000000**	**ADV_IRQ_SINF_B_INTE_L0 (R/W)**			**unsigned**
	31:10	X	Undefined			
	9	0x0000	MIPI_L0_CONTENTION_CD_INTE			unsigned
	8	0x0000	MIPI_L0_CONTENTION_RX_INTE			unsigned
	7	0x00	MIPI_L0_ERROR_INTE			unsigned
	6	0x00	MIPI_L0_ABORT_INTE			unsigned
	5	0x00	MIPI_L0_STATE_CHANGE_INTE			unsigned
	4	0x00	MIPI_L0_MODE_CHANGE_INTE			unsigned
	3	0x00	MIPI_L0_DATA_READY_INTE			unsigned
	2	0x00	MIPI_L0_FIFO_OVF_INTE			unsigned
	1	0x00	MIPI_L0_TX_END_INTE			unsigned
	0	0x00	MIPI_L0_FIFO_EMPTY_INTE			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x004C0014	**31:0**	**0x00000000**	**ADV_IRQ_SINF_B_INTE_L1 (R/W)**			**unsigned**
	31:10	X	Undefined			
	9	0x0000	MIPI_L1_CONTENTION_CD_INTE			unsigned
	8	0x0000	MIPI_L1_CONTENTION_RX_INTE			unsigned
	7	0x00	MIPI_L1_ERROR_INTE			unsigned
	6	0x00	MIPI_L1_ABORT_INTE			unsigned
	5	0x00	MIPI_L1_STATE_CHANGE_INTE			unsigned
	4	0x00	MIPI_L1_MODE_CHANGE_INTE			unsigned
	3	0x00	MIPI_L1_DATA_READY_INTE			unsigned
	2	0x00	MIPI_L1_FIFO_OVF_INTE			unsigned
	1	0x00	MIPI_L1_TX_END_INTE			unsigned
	0	0x00	MIPI_L1_FIFO_EMPTY_INTE			unsigned
R0x004C0018	**31:0**	**0x00000000**	**ADV_IRQ_SINF_B_INTE_L2 (R/W)**			**unsigned**
	31:10	X	Undefined			
	9	0x0000	MIPI_L2_CONTENTION_CD_INTE			unsigned
	8	0x0000	MIPI_L2_CONTENTION_RX_INTE			unsigned
	7	0x00	MIPI_L2_ERROR_INTE			unsigned
	6	0x00	MIPI_L2_ABORT_INTE			unsigned
	5	0x00	MIPI_L2_STATE_CHANGE_INTE			unsigned
	4	0x00	MIPI_L2_MODE_CHANGE_INTE			unsigned
	3	0x00	MIPI_L2_DATA_READY_INTE			unsigned
	2	0x00	MIPI_L2_FIFO_OVF_INTE			unsigned
	1	0x00	MIPI_L2_TX_END_INTE			unsigned
	0	0x00	MIPI_L2_FIFO_EMPTY_INTE			unsigned
R0x004C0020	**31:0**	**0x00000000**	**ADV_IRQ_SINF_B_INTS_L0 (RWC)**			**unsigned**
	31:10	X	Undefined			
	9	0x0000	MIPI_L0_CONTENTION_CD_INTS			unsigned
	8	0x0000	MIPI_L0_CONTENTION_RX_INTS			unsigned
	7	0x00	MIPI_L0_ERROR_INTS			unsigned
	6	0x00	MIPI_L0_ABORT_INTS			unsigned
	5	0x00	MIPI_L0_STATE_CHANGE_INTS			unsigned
	4	0x00	MIPI_L0_MODE_CHANGE_INTS			unsigned
	3	0x00	MIPI_L0_DATA_READY_INTS			unsigned
	2	0x00	MIPI_L0_FIFO_OVF_INTS			unsigned
	1	0x00	MIPI_L0_TX_END_INTS			unsigned
	0	0x00	MIPI_L0_FIFO_EMPTY_INTS			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x004C0024	**31:0**	**0x00000000**	**ADV_IRQ_SINF_B_INTS_L1 (RWC)**			**unsigned**
	31:10	X	Undefined			
	9	0x0000	MIPI_L1_CONTENTION_CD_INTS			unsigned
	8	0x0000	MIPI_L1_CONTENTION_RX_INTS			unsigned
	7	0x00	MIPI_L1_ERROR_INTS			unsigned
	6	0x00	MIPI_L1_ABORT_INTS			unsigned
	5	0x00	MIPI_L1_STATE_CHANGE_INTS			unsigned
	4	0x00	MIPI_L1_MODE_CHANGE_INTS			unsigned
	3	0x00	MIPI_L1_DATA_READY_INTS			unsigned
	2	0x00	MIPI_L1_FIFO_OVF_INTS			unsigned
	1	0x00	MIPI_L1_TX_END_INTS			unsigned
	0	0x00	MIPI_L1_FIFO_EMPTY_INTS			unsigned
R0x004C0028	**31:0**	**0x00000000**	**ADV_IRQ_SINF_B_INTS_L2 (RWC)**			**unsigned**
	31:10	X	Undefined			
	9	0x0000	MIPI_L2_CONTENTION_CD_INTS			unsigned
	8	0x0000	MIPI_L2_CONTENTION_RX_INTS			unsigned
	7	0x00	MIPI_L2_ERROR_INTS			unsigned
	6	0x00	MIPI_L2_ABORT_INTS			unsigned
	5	0x00	MIPI_L2_STATE_CHANGE_INTS			unsigned
	4	0x00	MIPI_L2_MODE_CHANGE_INTS			unsigned
	3	0x00	MIPI_L2_DATA_READY_INTS			unsigned
	2	0x00	MIPI_L2_FIFO_OVF_INTS			unsigned
	1	0x00	MIPI_L2_TX_END_INTS			unsigned
	0	0x00	MIPI_L2_FIFO_EMPTY_INTS			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x004D0010	**31:0**	**0x00000000**	**ADV_IRQ_SINF_INTE (R/W)**			**unsigned**
	31:23	X	Undefined			
	22	0x00000000	CAPTURE_B_ERR_INTE			unsigned
	21	0x00000000	CAPTURE_A_ERR_INTE			unsigned
	20	0x00000000	SYNC_FIFO_B_LINE_END_NR_INTE			unsigned
	19	0x00000000	SYNC_FIFO_A_LINE_END_NR_INTE			unsigned
	18	0x00000000	SYNC_FIFO_B_LINE_START_NR_INTE			unsigned
	17	0x00000000	SYNC_FIFO_A_LINE_START_NR_INTE			unsigned
	16	0x00000000	SYNC_FIFO_ERR_INTE			unsigned
	15	0x0000	SINF_B_ERR_INTE			unsigned
	14	0x0000	SINF_A_ERR_INTE			unsigned
	13	0x0000	FMON_1_INTE			unsigned
	12	0x0000	FMON_0_INTE			unsigned
	11	0x0000	SYNC_FIFO_B_FV_NEG_INTE			unsigned
	10	0x0000	SYNC_FIFO_A_FV_NEG_INTE			unsigned
	9	0x0000	CAPTURE_B_FV_NEG_INTE			unsigned
	8	0x0000	SINF_B_MUX_FV_NEG_INTE			unsigned
	7	0x00	CAPTURE_A_FV_NEG_INTE			unsigned
	6	0x00	SINF_A_MUX_FV_NEG_INTE			unsigned
	5	0x00	SYNC_FIFO_B_FV_POS_INTE			unsigned
	4	0x00	SYNC_FIFO_A_FV_POS_INTE			unsigned
	3	0x00	CAPTURE_B_FV_POS_INTE			unsigned
	2	0x00	SINF_B_MUX_FV_POS_INTE			unsigned
	1	0x00	CAPTURE_A_FV_POS_INTE			unsigned
	0	0x00	SINF_A_MUX_FV_POS_INTE			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x004D0014	**31:0**	**0x00000000**	**ADV_IRQ_SINF_INTS (RWC)**			**unsigned**
	31:23	X	Undefined			
	22	0x00000000	CAPTURE_B_ERR_INTS			unsigned
	21	0x00000000	CAPTURE_A_ERR_INTS			unsigned
	20	0x00000000	SYNC_FIFO_B_LINE_END_NR_INTS			unsigned
	19	0x00000000	SYNC_FIFO_A_LINE_END_NR_INTS			unsigned
	18	0x00000000	SYNC_FIFO_B_LINE_START_NR_INTS			unsigned
	17	0x00000000	SYNC_FIFO_A_LINE_START_NR_INTS			unsigned
	16	RO	SYNC_FIFO_ERR_INTS			unsigned
	15	0x0000	SINF_B_ERR_INTS			unsigned
	14	0x0000	SINF_A_ERR_INTS			unsigned
	13	0x0000	FMON_1_INTS			unsigned
	12	0x0000	FMON_0_INTS			unsigned
	11	0x0000	SYNC_FIFO_B_FV_NEG_INTS			unsigned
	10	0x0000	SYNC_FIFO_A_FV_NEG_INTS			unsigned
	9	0x0000	CAPTURE_B_FV_NEG_INTS			unsigned
	8	0x0000	SINF_B_MUX_FV_NEG_INTS			unsigned
	7	0x00	CAPTURE_A_FV_NEG_INTS			unsigned
	6	0x00	SINF_A_MUX_FV_NEG_INTS			unsigned
	5	0x00	SYNC_FIFO_B_FV_POS_INTS			unsigned
	4	0x00	SYNC_FIFO_A_FV_POS_INTS			unsigned
	3	0x00	CAPTURE_B_FV_POS_INTS			unsigned
	2	0x00	SINF_B_MUX_FV_POS_INTS			unsigned
	1	0x00	CAPTURE_A_FV_POS_INTS			unsigned
	0	0x00	SINF_A_MUX_FV_POS_INTS			unsigned
R0x004D0018	**31:0**	**0x00000000**	**ADV_IRQ_SINF_QMEM_ERR_INT (RWC)**			**unsigned**
	31:2	X	Undefined			
	1	0x00	QMEM_ERR_INTS			unsigned
	0	0x00	QMEM_ERR_INTE			unsigned
R0x004D001C	**31:0**	**0x00000000**	**ADV_IRQ_SINF_QMEM_ERR_ADR (RO)**			**unsigned**
	31:0	RO	QMEM_ERR_ADR			unsigned
R0x004E0000	**31:0**	**0x00000000**	**ADV_FMON_SINF_MON_0_CTRL (R/W)**			**unsigned**
	31:10	X	Undefined			
	9:7	0x0000	MON_0_SEL_IN			unsigned
	6:4	0x00	MON_0_SEL_CLR			unsigned
	3:0	0x00	MON_0_SEL_CNT			unsigned
R0x004E0004	**31:0**	**0x00000000**	**ADV_FMON_SINF_MON_0_CNT (RO)**			**unsigned**
	31:0	RO	MON_0_CNT			unsigned
R0x004E0008	**31:0**	**0x00000000**	**ADV_FMON_SINF_MON_0_SHADOW (RO)**			**unsigned**
	31:0	RO	MON_0_SHADOW			unsigned

Table 24. ADV_SMIPI

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x004E000C	**31:0**	**0x00000000**	**ADV_FMON_SINF_MON_0_REF (R/W)**			**unsigned**
	31:0	0x00000000	MON_0_REF			unsigned
R0x004E0010	**31:0**	**0x00000000**	**ADV_FMON_SINF_MON_1_CTRL (R/W)**			**unsigned**
	31:10	X	Undefined			
	9:7	0x0000	MON_1_SEL_IN			unsigned
	6:4	0x00	MON_1_SEL_CLR			unsigned
	3:0	0x00	MON_1_SEL_CNT			unsigned
R0x004E0014	**31:0**	**0x00000000**	**ADV_FMON_SINF_MON_1_CNT (RO)**			**unsigned**
	31:0	RO	MON_1_CNT			unsigned
R0x004E0018	**31:0**	**0x00000000**	**ADV_FMON_SINF_MON_1_SHADOW (RO)**			**unsigned**
	31:0	RO	MON_1_SHADOW			unsigned
R0x004E001C	**31:0**	**0x00000000**	**ADV_FMON_SINF_MON_1_REF (R/W)**			**unsigned**
	31:0	0x00000000	MON_1_REF			unsigned
R0x004F0000	**31:0**	**0x00000000**	**ADV_PATH_SINF_FORK_IN (R/W)**			**unsigned**
	31:6	X	Undefined			
	5:3	0x00	FORK_IN_EN_SPLIT_1			unsigned
	2:0	0x00	FORK_IN_EN_SPLIT_0			unsigned
R0x004F0004	**31:0**	**0x00000000**	**ADV_PATH_SINF_FORK_OUT (R/W)**			**unsigned**
	31:6	X	Undefined			
	5:3	0x00	FORK_OUT_EN_SPLIT_1			unsigned
	2:0	0x00	FORK_OUT_EN_SPLIT_0			unsigned
R0x004F0008	**31:0**	**0x00000000**	**ADV_PATH_SINF_MUX (R/W)**			**unsigned**
	31:6	X	Undefined			
	5	0x00	MUX_SEL_SPLIT_1			unsigned
	4	0x00	MUX_SEL_SPLIT_0			unsigned
	3:2	0x00	MUX_SEL_SINF_B			unsigned
	1:0	0x00	MUX_SEL_SINF_A			unsigned
R0x004F0010	**31:0**	**0x00000000**	**ADV_PATH_SINF_DMA_MUX (R/W)**			**unsigned**
	31:1	X	Undefined			
	0	0x00	DMA_MUX_SEL			unsigned

Table 25. ADV_SYSTEM

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00200000	**31:0**	**0x00000004**	**ADV_SYS_VER (RO)**			**unsigned**
	31:0	RO	VER_RTL Chip version			unsigned

Table 25. ADV_SYSTEM

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00200004	**31:0**	**0x80FFFFF-F**	**ADV_SYS_SLEEP (R/W)**			**unsigned**
	31	0x00000001	SLEEP_MASTER			unsigned
	30:24	X	Undefined			
	23:0	0x00FFFFF-F	SLEEP			unsigned
R0x00200008	**31:0**	**0x00000001**	**ADV_SYS_DIV_EN (R/W)**			**unsigned**
	31:11	X	Undefined			
	10	0x0000	DIV_EN_SENSOR_1 Sensor ref clock 1 divider enable: 0 = disabled 1 = enabled			unsigned
	9	0x0000	DIV_EN_SMIPI SINF MIPI clock divider enable: 0 = disabled 1 = enabled			unsigned
	8	0x0000	DIV_EN_HINF HINF clock divider enable: 0 = disabled 1 = enabled			unsigned
	7	0x00	DIV_EN_IP IP module clock divider enable: 0 = disabled 1 = enabled			unsigned
	6	0x00	DIV_EN_HINF_MIPI_IO HINF MIPI clock divider enable: 0 = disabled 1 = enabled			unsigned
	5	0x00	DIV_EN_HINF_BT656_IO HINF parellel clock divider enable: 0 = disabled 1 = enabled			unsigned
	4	0x00	DIV_EN_SPI_IO SPI clock divider enable: 0 = disabled 1 = enabled			unsigned
	3	0x00	DIV_EN_IPIPE IPIPE clock divider enable: 0 = disabled 1 = enabled			unsigned
	2	0x00	DIV_EN_SINF SINF clock divider enable: 0 = disabled 1 = enabled			unsigned
	1	0x00	DIV_EN_SENSOR Sensor clock divider enable: 0 = disabled 1 = enabled			unsigned
	0	0x01	DIV_EN_SYS System clock divider enable: 0 = disabled 1 = enabled			unsigned
	Module clock enables.					
	31:0	**0x00000000**	**ADV_SYS_CLK_EN_0 (R/W)**			**unsigned**
	31:18	X	Undefined			

Table 25. ADV_SYSTEM

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0020000C	17	0x00000000	CLK_EN_TEST_COUNT Sync FIFO clock enable 0 = clock disabled 1 = clock enabled			unsigned
	16	0x00000000	CLK_EN_SYNC_FIFO Sync FIFO clock enable 0 = clock disabled 1 = clock enabled			unsigned
	15	0x0000	CLK_EN_CAPTURE Capture clock enable 0 = clock disabled 1 = clock enabled			unsigned
	14	0x0000	CLK_EN_SINF_DECOMP_B SINF 1 DPCM clock enable 0 = clock disabled 1 = clock enabled			unsigned
	13	0x0000	CLK_EN_PATTERN_B Test Pattern 1 clock enable 0 = clock disabled 1 = clock enabled			unsigned
	12	0x0000	CLK_EN_SINF_MIPI_B SINF 1 MIPI clock enable 0 = clock disabled 1 = clock enabled			unsigned
	11	0x0000	CLK_EN_SINF_BT656_B SINF 1 parallel clock enable 0 = clock disabled 1 = clock enabled			unsigned
	10	0x0000	CLK_EN_SINF_DECOMP_A SINF 0 DPCM clock enable 0 = clock disabled 1 = clock enabled			unsigned
	9	0x0000	CLK_EN_PATTERN_A Test pattern 0 clock enable 0 = clock disabled 1 = clock enabled			unsigned
	8	0x0000	CLK_EN_SINF_MIPI_A SINF 0 MIPI clock enable 0 = clock disabled 1 = clock enabled			unsigned
	7	0x00	CLK_EN_SINF_BT656_A SINF 0 parallel clock enable 0 = clock disabled 1 = clock enabled			unsigned
	6:5	X	Undefined			
	4	0x00	CLK_EN_SIPM I2C master clock enable 0 = clock disabled 1 = clock enabled			unsigned
	3	0x00	CLK_EN_SPI SPI clock enable 0 = clock disabled 1 = clock enabled			unsigned
	2	0x00	CLK_EN_GPIO GPIO clock enable 0 = clock disabled 1 = clock enabled			unsigned
	1:0	X	Undefined			

Table 25. ADV_SYSTEM

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
	Module clock enables.					
R0x00300010	**31:0**	**0x00000000**	**ADV_SYS_CLK_EN_1 (R/W)**			**unsigned**
	31:27	X	Undefined			
	26	0x00000000	CLK_EN_STATS Statistics clock enable 0 = clock disabled 1 = clock enabled			unsigned
	25	0x00000000	CLK_EN_HINF_MIPI HINF MIPI clock enable 0 = clock disabled 1 = clock enabled			unsigned
	24	0x00000000	CLK_EN_HINF_BT656 HINF parallel clock enable 0 = clock disabled 1 = clock enabled			unsigned
	23	0x00000000	CLK_EN_INTERLEAVE Interleave clock enable 0 = clock disabled 1 = clock enabled			unsigned
	22	0x00000000	CLK_EN_JPEG JPEG clock enable 0 = clock disabled 1 = clock enabled			unsigned
	21	0x00000000	CLK_EN_MERGE_1 Merge 1 clock enable 0 = clock disabled 1 = clock enabled			unsigned
	20	0x00000000	CLK_EN_MERGE_0 Merge 0 clock enable 0 = clock disabled 1 = clock enabled			unsigned
	19	0x00000000	CLK_EN_CF_1 Color formatting 1 clock enable 0 = clock disabled 1 = clock enabled			unsigned
	18	0x00000000	CLK_EN_CF_0 Color formatting 0 clock enable 0 = clock disabled 1 = clock enabled			unsigned
	17	0x00000000	CLK_EN_CCONV_1 Color conversion 1 clock enable 0 = clock disabled 1 = clock enabled			unsigned
	16	0x00000000	CLK_EN_CCONV_0 Color conversion 0 clock enable 0 = clock disabled 1 = clock enabled			unsigned
	15	0x0000	CLK_EN_OSD OSD clock enable 0 = clock disabled 1 = clock enabled			unsigned
	14	0x0000	CLK_EN_RESAMPLE_2 Resample 2 clock enable 0 = clock disabled 1 = clock enabled			unsigned

Table 25. ADV_SYSTEM

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
~~R0x00200010~~	13	0x0000	CLK_EN_RESAMPLE_1 Resample 1 clock enable 0 = clock disabled 1 = clock enabled			unsigned
	12	0x0000	CLK_EN_RESAMPLE_0 Resample 0 clock enable 0 = clock disabled 1 = clock enabled			unsigned
	11	0x0000	CLK_EN_RGB2YUV_PCR RGB2YUV & PCR clock enable 0 = clock disabled 1 = clock enabled			unsigned
	10	0x0000	CLK_EN_CURVE GC & CURVE clock enable 0 = clock disabled 1 = clock enabled			unsigned
	9	0x0000	CLK_EN_GC GC & CURVE clock enable 0 = clock disabled 1 = clock enabled			unsigned
	8	0x0000	CLK_EN_PM PM clock enable 0 = clock disabled 1 = clock enabled			unsigned
	7	0x00	CLK_EN_DEN_SH DenSh clock enable 0 = clock disabled 1 = clock enabled			unsigned
	6	0x00	CLK_EN_PP PP clock enable 0 = clock disabled 1 = clock enabled			unsigned
	5	0x00	CLK_EN_IHDR IHDR clock enable 0 = clock disabled 1 = clock enabled			unsigned
	4	0x00	CLK_EN_BPC BPC clock enable 0 = clock disabled 1 = clock enabled			unsigned
	3	0x00	CLK_EN_CP CP clock enable 0 = clock disabled 1 = clock enabled			unsigned
	2	0x00	CLK_EN_IPIPE_CORE IPIPE core clock enable 0 = clock disabled 1 = clock enabled			unsigned
	1	X	Undefined			
	0	0x00	CLK_EN_IPIPE IPIPE clock enable 0 = clock disabled 1 = clock enabled			unsigned
	Module clock enables.					
	31:0	**0x00000001**	**ADV_SYS_RST_EN_0 (R/W)**			**unsigned**
	31:18	X	Undefined			

Table 25. ADV_SYSTEM

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
	17	0x00000000	RST_EN_TEST_COUNT Sync FIFO block reset control: 0 = block in reset 1 = block out of reset			unsigned
	16	0x00000000	RST_EN_SYNC_FIFO Sync FIFO block reset control: 0 = block in reset 1 = block out of reset			unsigned
	15	0x0000	RST_EN_CAPTURE Capture block reset control: 0 = block in reset 1 = block out of reset			unsigned
	14	0x0000	RST_EN_SINF_DECOMP_B SINF 1 DPCM block reset control: 0 = block in reset 1 = block out of reset			unsigned
	13	0x0000	RST_EN_PATTERN_B Test pattern 1 block reset control: 0 = block in reset 1 = block out of reset			unsigned
	12	0x0000	RST_EN_SINF_MIPI_B SINF 1 MIPI block reset control: 0 = block in reset 1 = block out of reset			unsigned
	11	0x0000	RST_EN_SINF_BT656_B SINF 1 parallel block reset control: 0 = block in reset 1 = block out of reset			unsigned
	10	0x0000	RST_EN_SINF_DECOMP_A SINF 0 DPCM block reset control: 0 = block in reset 1 = block out of reset			unsigned
R0x00200014	9	0x0000	RST_EN_PATTERN_A Test pattern 0 block reset control: 0 = block in reset 1 = block out of reset			unsigned
	8	0x0000	RST_EN_SINF_MIPI_A SINF 0 MIPI block reset control: 0 = block in reset 1 = block out of reset			unsigned
	7	0x00	RST_EN_SINF_BT656_A SINF 0 parallel block reset control: 0 = block in reset 1 = block out of reset			unsigned
	6	X	Undefined			
	5	0x00	RST_EN_SINF SINF block reset control: 0 = block in reset 1 = block out of reset			unsigned
	4	0x00	RST_EN_SIPM I2C master block reset control: 0 = block in reset 1 = block out of reset			unsigned
	3	0x00	RST_EN_SPI SPI block reset control: 0 = block in reset 1 = block out of reset			unsigned

Table 25. ADV_SYSTEM

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
	2	0x00	RST_EN_GPIO GPIO block reset control: 0 = block in reset 1 = block out of reset			unsigned
	1	X	Undefined			
	0	0x01	RST_EN_SYS System block reset control: 0 = block in reset 1 = block out of reset			unsigned
	Module clock enables.					
	31:0	**0x00000000**	**ADV_SYS_RST_EN_1 (R/W)**			**unsigned**
	31:28	X	Undefined			
	27	0x00000000	RST_EN_IP IP block reset control: 0 = block in reset 1 = block out of reset			unsigned
	26	0x00000000	RST_EN_STATS Statistics block reset control: 0 = block in reset 1 = block out of reset			unsigned
	25	0x00000000	RST_EN_HINF_MIPI HINF MIPI block reset control: 0 = block in reset 1 = block out of reset			unsigned
	24	0x00000000	RST_EN_HINF_BT656 HINF parallel block reset control: 0 = block in reset 1 = block out of reset			unsigned
	23	0x00000000	RST_EN_INTERLEAVE Interleave block reset control: 0 = block in reset 1 = block out of reset			unsigned
	22	0x00000000	RST_EN_JPEG JPEG block reset control: 0 = block in reset 1 = block out of reset			unsigned
	21	0x00000000	RST_EN_MERGE_1 Merge 1 block reset control: 0 = block in reset 1 = block out of reset			unsigned
	20	0x00000000	RST_EN_MERGE_0 Merge 0 block reset control: 0 = block in reset 1 = block out of reset			unsigned
	19	0x00000000	RST_EN_CF_1 Color formatting 1 block reset control: 0 = block in reset 1 = block out of reset			unsigned
	18	0x00000000	RST_EN_CF_0 Color formatting 0 block reset control: 0 = block in reset 1 = block out of reset			unsigned
	17	0x00000000	RST_EN_CCONV_1 Color conversion 1 block reset control: 0 = block in reset 1 = block out of reset			unsigned

Table 25. ADV_SYSTEM

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00200018	16	0x00000000	RST_EN_CCONV_0 Color conversion 0 block reset control: 0 = block in reset 1 = block out of reset			unsigned
	15	0x0000	RST_EN_OSD OSD block reset control: 0 = block in reset 1 = block out of reset			unsigned
	14	0x0000	RST_EN_RESAMPLE_2 Resample 2 block reset control: 0 = block in reset 1 = block out of reset			unsigned
	13	0x0000	RST_EN_RESAMPLE_1 Resample 1 block reset control: 0 = block in reset 1 = block out of reset			unsigned
	12	0x0000	RST_EN_RESAMPLE_0 Resample 0 block reset control: 0 = block in reset 1 = block out of reset			unsigned
	11	0x0000	RST_EN_RGB2YUV_PCR RGB2YUV & PCR block reset control: 0 = block in reset 1 = block out of reset			unsigned
	10	0x0000	RST_EN_CURVE GC & CURVE block reset control: 0 = block in reset 1 = block out of reset			unsigned
	9	0x0000	RST_EN_GC GC & CURVE block reset control: 0 = block in reset 1 = block out of reset			unsigned
	8	0x0000	RST_EN_PM PM block reset control: 0 = block in reset 1 = block out of reset			unsigned
	7	0x00	RST_EN_DEN_SH DenSh block reset control: 0 = block in reset 1 = block out of reset			unsigned
	6	0x00	RST_EN_PP PP block reset control: 0 = block in reset 1 = block out of reset			unsigned
	5	0x00	RST_EN_IHDR IHDR block reset control: 0 = block in reset 1 = block out of reset			unsigned
	4	0x00	RST_EN_BPC BPC block reset control: 0 = block in reset 1 = block out of reset			unsigned
	3	0x00	RST_EN_CP CP block reset control: 0 = block in reset 1 = block out of reset			unsigned

Table 25. ADV_SYSTEM

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
	2	0x00	RST_EN_IPIPE_CORE IPIPE core block reset control: 0 = block in reset 1 = block out of reset			unsigned
	1	X	Undefined			
	0	0x00	RST_EN_IPIPE IPIPE block reset control: 0 = block in reset 1 = block out of reset			unsigned
	Module clock enables.					
R0x0020001C	**31:0**	**0x00000001**	**ADV_SYS_CLK_EN_REGS (R/W)**			**unsigned**
	31:4	X	Undefined			
	3	0x00	CLK_EN_HINF_REGS HINF registers clock enable: 0 = clock disabled 1 = clock enabled			unsigned
	2	0x00	CLK_EN_IPIPE_REGS IPIPE registers clock enable: 0 = clock disabled 1 = clock enabled			unsigned
	1	0x00	CLK_EN_SINF_REGS SINF registers clock enable: 0 = clock disabled 1 = clock enabled			unsigned
	0	0x01	CLK_EN_SYS_REGS System registers clock enable: 0 = clock disabled 1 = clock enabled			unsigned
	Module clock enables.					
R0x00200020	**31:0**	**0x00000000**	**ADV_SYS_RST_EN_REGS (R/W)**			**unsigned**
	31:4	X	Undefined			
	3	0x00	RST_EN_HINF_REGS HINF registers reset control: 0 = registers reset 1 = registers enabled			unsigned
	2	0x00	RST_EN_IPIPE_REGS IPIPE registers reset control: 0 = registers reset 1 = registers enabled			unsigned
	1	0x00	RST_EN_SINF_REGS SINF registers reset control: 0 = registers reset 1 = registers enabled			unsigned
	0	X	Undefined			
	Module clock enables.					

Table 25. ADV_SYSTEM

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00200024	**31:0**	**0x00000006**	**ADV_SYS_CPU (RWC)**			**unsigned**
	31	X	Undefined			
	30:15	0x00000000	CPU_STAT			unsigned
	14:4	X	Undefined			
	3	0x00	CPU_CTL_FORCE			unsigned
	2	0x01	CPU_CTL_CLK			unsigned
	1	0x01	CPU_CTL_RST			unsigned
	0	0x00	CPU_CTL_HLT			unsigned
R0x00200028	**31:0**	**0x00000000**	**ADV_SYS_DUMMY0 (R/W)**			**unsigned**
	31:0	0x00000000	DUMMY0			unsigned
R0x0020002C	**31:0**	**0x00000000**	**ADV_SYS_DUMMY1 (R/W)**			**unsigned**
	31:0	0x00000000	DUMMY1			unsigned
R0x00200030	**31:0**	**0x00000000**	**ADV_SYS_ROM_RAM_CTRL (R/W)**			**unsigned**
	31:3	X	Undefined			
	2	0x00	REGISTER_BYPASS_RAM			unsigned
	1	0x00	FPGA_ROM_WEN			unsigned
	0	0x00	DIS_ROM_LOOK_AHEAD			unsigned
R0x00200050	**31:0**	**0x00000000**	**ADV_SYS_ROM_PROTECTED (R/W)**			**unsigned**
	31:0	0x00000000	ROM_PROTECTED			unsigned
R0x00200054	**31:0**	**0x00000000**	**ADV_SYS_ZERO (RO)**			**unsigned**
	31:0	RO	ZERO Zero register needed for fw bringup. Sips page 0 reset must always point to this register			unsigned
R0x00200068	**31:0**	**0x00000000**	**ADV_SYS_VER_FPGA (RO)**			**unsigned**
	31:0	RO	VER_FPGA			unsigned
R0x00210000	**31:0**	**0x00000000**	**ADV_CLGEN_DIV_SYS (R/W)**			**unsigned**
	31:25	X	Undefined			
	24	0x00000000	UPDATE_DIV This bit enabled the settings in registers DIV_SYS, DIV_SINF, DIV_HINF and DIV_IP to take effect. This bit ensures that all the settings are applied synchronously at the same time. Whenever divider register settings are changed this bit needs to be set for 128 PLL clock cycles.			unsigned
	23:16	0x00000000	DIV_IPIPE This field defines the IPIPE_CLK clock frequency ratio in 5.1 format. Value of this field plus one is the PLL/IPIPE_CLK frequency ratio (i.e. value 0x03 means the ratio of 3.5).			unsigned
	15:8	0x0000	DIV_SPI This field defines the SPI_CLK clock frequency ratio in 5.1 format. Value of this field plus one is the SYS_CLK/SPI_CLK frequency ratio (i.e. value 0x02 means the ratio of 3.0). Ratio needs to be integer value (i.e. 3.5 is not allowed).			unsigned
	7:0	0x00	DIV_CPU This field defines the SYS_CLK clock frequency ratio in 5.1 format. Value of this field plus one is the PLL/SYS_CLK frequency ratio (i.e. value 0x03 means the ratio of 3.5).			unsigned

Table 25. ADV_SYSTEM

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00210004	**31:0**	**0x00000000**	**ADV_CLGEN_DIV_SINF (R/W)**			**unsigned**
	31:24	0x00000000	DIV_SMIPI This field defines the SMIPI_CLK clock frequency ratio in 5.1 format. Value of this field plus one is the PLL/IPIPE_CLK frequency ratio (i.e. value 0x03 means the ratio of 3.5).			unsigned
	23:9	X	Undefined			
	8:0	0x0000	DIV_SENSOR This field defines the SENSOR_CLK clock frequency ratio in 7.1 format. Value of this field plus one is the PLL/SENSOR_CLK frequency ratio (i.e. value 0x03 means the ratio of 3.5).			unsigned
R0x00210008	**31:0**	**0x00000000**	**ADV_CLGEN_DIV_HINF (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:0	0x00	DIV_HINF_BT656 Not used.			unsigned
R0x0021000C	**31:0**	**0x00000000**	**ADV_CLGEN_DIV_HINF_MIPI (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:0	0x00	DIV_HINF_MIPI_IO This field defines the HMIPI_CLK clock frequency ratio in 5.1 format. Value of this field plus one is the PLL/IPIPE_CLK frequency ratio (i.e. value 0x03 means the ratio of 3.5).			unsigned
R0x00210010	**31:0**	**0x00000000**	**ADV_CLGEN_DIV_IP (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:0	0x00	DIV_IP This field defines the IP_CLK clock frequency ratio in 5.1 format. Value of this field plus one is the PLL/IPIPE_CLK frequency ratio (i.e. value 0x03 means the ratio of 3.5).			unsigned

Table 25. ADV_SYSTEM

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00210014	**31:0**	**0x80000000**	**ADV_CLGEN_PLL_0_DIV (R/W)**			**unsigned**
	31	0x00000001	PLL_0_RST PLL0 reset: 0 = PLL running 1 = PLL in reset			unsigned
	30	0x00000000	PLL_0_DIV_UPDATE toggle (0 -> 1) to update PLL divider			unsigned
	29	RO	PLL_0_LOCK PLL0 lock indicator: 0 = PLL not locked 1 = PLL locked			unsigned
	28:23	X	Undefined			
	22:16	0x00000000	PLL_0_DIV_F This field defines the value of PLL0 feedback divider to produce PLL0_VCO_CLK. The PLL0_VCO_CLK frequency is obtained by equation: fpll_vco_clk = fclk_ref_clk*clgen_pll_div_r*2 PLL0_VCO_CLK must be higher or equal 800Mhz and lower or equal 1600MHz. Values from 0-7 and 61-63 are not valid.			unsigned
	15	X	Undefined			
	14:8	0x0000	PLL_0_DIV_R This field defines the value of PLL0 reference clock divider to produce PLL0_REF_CLK. The PLL0_REF_CLK frequency is obtained by equation: fpll_ref_clk = fclk_in/(clgen_pll_div_r+1) PLL0_REF_CLK frequency must be higher or equal 10Mhz and lower or equal 50MHz.			unsigned
	7	X	Undefined			
	6:0	0x00	PLL_0_DIV_OD This field defines the value of PLL0 output divider to produce PLL0_CLK. The PLL0_CLK frequency is obtained by equation: fpll_clk = fvco_clk/(clgen_pll_div_od+1) PLL0_CLK frequency must not exceed 1.25GHz.			unsigned

Table 25. ADV_SYSTEM

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00210018	**31:0**	**0x00000000**	**ADV_CLGEN_PLL_0_SS (R/W)**			**unsigned**
	31:18	X	Undefined			
	17	0x00000000	PLL_0_SS_EN Spread spectrum enable: This bit enables spread spectrum (frequency modulation): 0x0 = Spread spectrum disabled 0x1 = Spread spectrum enabled			unsigned
	16	0x00000000	PLL_0_SS_MODE Modulation mode: This field defines the PLL modulation mode: 0x0 = Down spread 0x1 = Center spread			unsigned
	15:14	X	Undefined			
	13:12	0x0000	PLL_0_SS_FREQ Modulation frequency: This field defines the PLL modulation frequency: 0x0 = 1/1024 0x1 = 1/2048 0x2 = 1/4096 0x3 = 1/4096			unsigned
	11:10	X	Undefined			
	9:0	0x0000	PLL_0_SS_RATE This field defines PLL0 spread spectrum modulation rate. 0x029 = 0.5% 0x052 = 1.0% 0x0a4 = 2.0% 0x0f6 = 3.0% 0x148 = 4.0% 0x19a = 5.0% Other values are prohibited.			unsigned
R0x0021001C	**31:0**	**0x00FF0FF-F**	**ADV_CLGEN_PLL_0_CNT (R/W)**			**unsigned**
	31:16	0x000000FF	PLL_0_CNT_RST			unsigned
	15:0	0x0FFF	PLL_0_CNT_LOCK PLL0 lock counter. This conter should be set such that the counter expiration would exceed 500us			unsigned
R0x00210020	**31:0**	**0x00000001**	**ADV_CLGEN_PLL_0_TEST_CNT (RO)**			**unsigned**
	31:0	RO	PLL_0_TEST_CNT			unsigned
R0x00210024	**31:0**	**0x00000001**	**ADV_CLGEN_PLL_0_TEST_SET (R/W)**			**unsigned**
	31:0	0x00000001	PLL_0_TEST_SET			unsigned

Table 25. ADV_SYSTEM

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00210028	**31:0**	**0x80000000**	**ADV_CLGEN_PLL_1_DIV (R/W)**			**unsigned**
	31	0x00000001	PLL_1_RST PLL1 reset: 0 = PLL running 1 = PLL in reset			unsigned
	30	0x00000000	PLL_1_DIV_UPDATE toggle (0 -> 1) to update PLL divider			unsigned
	29	RO	PLL_1_LOCK PLL1 lock indicator: 0 = PLL not locked 1 = PLL locked			unsigned
	28:23	X	Undefined			
	22:16	0x00000000	PLL_1_DIV_F This field defines the value of PLL1 feedback divider to produce PLL1_VCO_CLK. The PLL1_VCO_CLK frequency is obtained by equ fpll_vco_clk = fclk_ref_clk*clgen_pll_div_r*2 PLL1_VCO_CLK must be higher or equal 800Mhz and lower or equal 1600MHz. Values from 0-7 and 61-63 are not valid.			unsigned
	15	X	Undefined			
	14:8	0x0000	PLL_1_DIV_R This field defines the value of PLL1 reference clock divider to produce PLL1_REF_CLK. The PLL1_REF_CLK frequency is obtaine fpll_ref_clk = fclk_in/(clgen_pll_div_r+1) PLL1_REF_CLK frequency must be higher or equal 10Mhz and lower or equal 50MHz.			unsigned
	7	X	Undefined			
	6:0	0x00	PLL_1_DIV_OD This field defines the value of PLL1 output divider to produce PLL1_CLK. The PLL1_CLK frequency is obtained by equation: fpll_clk = fvco_clk/(clgen_pll_div_od+1) PLL1_CLK frequency must not exceed 1.2GHz.			unsigned

Table 25. ADV_SYSTEM

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0021002C	**31:0**	**0x00000000**	**ADV_CLGEN_PLL_1_SS (R/W)**			**unsigned**
	31:18	X	Undefined			
	17	0x00000000	PLL_1_SS_EN Spread spectrum enable: This bit enables spread spectrum (frequency modulation): 0x0 = Spread spectrum disabled 0x1 = Spread spectrum enabled			unsigned
	16	0x00000000	PLL_1_SS_MODE Modulation mode: This field defines the PLL modulation mode: 0x0 = Down spread 0x1 = Center spread			unsigned
	15:14	X	Undefined			
	13:12	0x0000	PLL_1_SS_FREQ Modulation frequency: This field defines the PLL modulation frequency: 0x0 = 1/1024 0x1 = 1/2048 0x2 = 1/4096 0x3 = 1/4096			unsigned
	11:10	X	Undefined			
	9:0	0x0000	PLL_1_SS_RATE This field defines PLL0 spread spectrum modulation rate. 0x029 = 0.5% 0x052 = 1.0% 0x0a4 = 2.0% 0x0f6 = 3.0% 0x148 = 4.0% 0x19a = 5.0% Other values are prohibited.			unsigned
R0x00210030	**31:0**	**0x00FF0FF-F**	**ADV_CLGEN_PLL_1_CNT (R/W)**			**unsigned**
	31:16	0x000000FF	PLL_1_CNT_RST			unsigned
	15:0	0x0FFF	PLL_1_CNT_LOCK PLL0 lock counter. This conter should be set such that the counter expiration would exceed 500us			unsigned
R0x00210034	**31:0**	**0x00000001**	**ADV_CLGEN_PLL_1_TEST_CNT (RO)**			**unsigned**
	31:0	RO	PLL_1_TEST_CNT			unsigned
R0x00210038	**31:0**	**0x00000001**	**ADV_CLGEN_PLL_1_TEST_SET (R/W)**			**unsigned**
	31:0	0x00000001	PLL_1_TEST_SET			unsigned

Table 25. ADV_SYSTEM

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00210040	**31:0**	**0x00000000**	**ADV_CLGEN_PLL_SELECT (R/W)**			**unsigned**
	31:28	X	Undefined			
	27	RO	SW2_BUSY			unsigned
	26:24	RO	SW2_STATUS			unsigned
	23:18	X	Undefined			
	17	0x00000000	SW2_PLL_SEL			unsigned
	16	0x00000000	SW2_PLL_EN			unsigned
	15:12	X	Undefined			
	11	RO	SW1_BUSY			unsigned
	10:8	RO	SW1_STATUS			unsigned
	7:2	X	Undefined			
	1	0x00	SW1_PLL_SEL			unsigned
	0	0x00	SW1_PLL_EN			unsigned
R0x00210044	**31:0**	**0x00000000**	**ADV_CLGEN_PLL_SELECT_2 (R/W)**			**unsigned**
	31:28	X	Undefined			
	27	RO	SW4_BUSY			unsigned
	26:24	RO	SW4_STATUS			unsigned
	23:18	X	Undefined			
	17	0x00000000	SW4_PLL_SEL			unsigned
	16	0x00000000	SW4_PLL_EN			unsigned
	15:12	X	Undefined			
	11	RO	SW3_BUSY			unsigned
	10:8	RO	SW3_STATUS			unsigned
	7:2	X	Undefined			
	1	0x00	SW3_PLL_SEL			unsigned
	0	0x00	SW3_PLL_EN			unsigned
R0x00210048	**31:0**	**0x00000000**	**ADV_CLGEN_PLL_SELECT_3 (R/W)**			**unsigned**
	31:28	X	Undefined			
	27	RO	SW6_BUSY			unsigned
	26:24	RO	SW6_STATUS			unsigned
	23:18	X	Undefined			
	17	0x00000000	SW6_PLL_SEL			unsigned
	16	0x00000000	SW6_PLL_EN			unsigned
	15:12	X	Undefined			
	11	RO	SW5_BUSY			unsigned
	10:8	RO	SW5_STATUS			unsigned
	7:2	X	Undefined			
	1	0x00	SW5_PLL_SEL			unsigned
	0	0x00	SW5_PLL_EN			unsigned

Table 25. ADV_SYSTEM

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x0021004C	**31:0**	**0x00000000**	**ADV_CLGEN_DIV_HINF_REG (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:0	0x00	DIV_HINF			unsigned
R0x00210050	**31:0**	**0x00000000**	**ADV_CLGEN_DIV_SENS_REF_1 (R/W)**			**unsigned**
	31:9	X	Undefined			
	8:0	0x0000	DIV_SENSOR_1			unsigned
R0x00230000	**31:0**	**0x00000000**	**ADV_IRQ_SYS_INTE (R/W)**			**unsigned**
	31:26	X	Undefined			
	25	0x00000000	TEST_COUNT_INTE			unsigned
	24	0x00000000	HINF_INTE1			unsigned
	23	0x00000000	HINF_INTE0			unsigned
	22:20	0x00000000	SINF_INTE_B_MIPI_L			unsigned
	19	0x00000000	SINF_INTE_B_MIPI			unsigned
	18:15	0x00000000	SINF_INTE_A_MIPI_L			unsigned
	14	0x0000	SINF_INTE_A_MIPI			unsigned
	13	0x0000	SINF_INTE			unsigned
	12	0x0000	IPIPE_S_INTE			unsigned
	11	0x0000	IPIPE_B_INTE			unsigned
	10	0x0000	IPIPE_A_INTE			unsigned
	9	0x0000	IP_INTE			unsigned
	8	0x0000	TIMER_INTE			unsigned
	7:6	0x00	SIPM_INTE			unsigned
	5	0x00	SIPS_ADR_RANGE_INTE			unsigned
	4	0x00	SIPS_DIRECT_WRITE_INTE			unsigned
	3	0x00	SIPS_FIFO_WRITE_INTE			unsigned
	2	0x00	SPI_INTE			unsigned
	1	0x00	GPIO_CNT_INTE			unsigned
	0	0x00	GPIO_PIN_INTE			unsigned

Table 25. ADV_SYSTEM

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00230004	**31:0**	**0x00000000**	**ADV_IRQ_SYS_INTS (RWC)**			**unsigned**
	31:26	X	Undefined			
	25	RO	TEST_COUNT_INTS			unsigned
	24	RO	HINF_INTS1			unsigned
	23	RO	HINF_INTS0			unsigned
	22:20	RO	SINF_INTS_B_MIPI_L			unsigned
	19	RO	SINF_INTS_B_MIPI			unsigned
	18:15	RO	SINF_INTS_A_MIPI_L			unsigned
	14	RO	SINF_INTS_A_MIPI			unsigned
	13	RO	SINF_INTS			unsigned
	12	RO	IPIPE_S_INTS			unsigned
	11	RO	IPIPE_B_INTS			unsigned
	10	RO	IPIPE_A_INTS			unsigned
	9	RO	IP_INTS			unsigned
	8	0x0000	TIMER_INTS			unsigned
	7:6	0x00	SIPM_INTS			unsigned
	5	0x00	SIPS_ADR_RANGE_INTS			unsigned
	4	0x00	SIPS_DIRECT_WRITE_INTS			unsigned
	3	0x00	SIPS_FIFO_WRITE_INTS			unsigned
	2	0x00	SPI_INTS			unsigned
	1	RO	GPIO_CNT_INTS			unsigned
	0	RO	GPIO_PIN_INTS			unsigned
R0x00230100	**31:0**	**0x00000000**	**ADV_IRQ_SYS_QMEM_ERR_INTE (R/W)**			**unsigned**
	31:10	X	Undefined			
	9:0	0x0000	QMEM_ERR_INTE			unsigned
R0x00230104	**31:0**	**0x00000000**	**ADV_IRQ_SYS_QMEM_ERR_INTS (RWC)**			**unsigned**
	31:10	X	Undefined			
	9:0	0x0000	QMEM_ERR_INTS			unsigned
R0x00230108	**31:0**	**0x00000000**	**ADV_IRQ_SYS_QMEM_ERR_INT (RWC)**			**unsigned**
	31:2	X	Undefined			
	1	0x00	QMEM_ERR_SYS_INTS			unsigned
	0	0x00	QMEM_ERR_SYS_INTE			unsigned
R0x0023010C	**31:0**	**0x00000000**	**ADV_IRQ_SYS_QMEM_ERR_ADR (RO)**			**unsigned**
	31:0	RO	QMEM_ERR_SYS_ADR			unsigned
R0x00290000	**31:0**	**0x00000000**	**ADV_SIPM_GO (R/W)**			**unsigned**
	31:2	X	Undefined			
	1	0x00	1_GO			unsigned
	0	0x00	0_GO			unsigned

Table 25. ADV_SYSTEM

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00290004	**31:0**	**0x00000000**	**ADV_SIPM_0_CTL (RWC)**			**unsigned**
	31	0x00000000	0_CTL_RST			unsigned
	30:16	X	Undefined			
	15:8	0x0000	0_CTL_FILTER_DIV			unsigned
	7:6	0x00	0_CTL_FILTER_DLY			unsigned
	5	0x00	0_CTL_FILTER_ENA			unsigned
	4	0x00	0_CTL_MULTIMASTER			unsigned
	3	0x00	0_CTL_NO_ACK			unsigned
	2	0x00	0_CTL_CONTINUOUS			unsigned
	1	0x00	0_CTL_BYTE_CYCLE			unsigned
	0	0x00	0_CTL_READ			unsigned
R0x00290008	**31:0**	**0x00000000**	**ADV_SIPM_0_ADR (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:1	0x00	0_ADR			unsigned
	0	X	Undefined			
R0x0029000C	**31:0**	**0x00000000**	**ADV_SIPM_0_DW (R/W)**			**unsigned**
	31:16	X	Undefined			
	15:0	0x0000	0_DW			unsigned
R0x00290010	**31:0**	**0x00000000**	**ADV_SIPM_0_DR (R/W)**			**unsigned**
	31:16	X	Undefined			
	15:0	0x0000	0_DR			unsigned
R0x00290014	**31:0**	**0x00000000**	**ADV_SIPM_0_DIV (R/W)**			**unsigned**
	31:28	X	Undefined			
	27:16	0x00000000	0_DIV_SDA_DELAY			unsigned
	15:0	0x0000	0_DIV_DIVIDER			unsigned
R0x00290018	**31:0**	**0x00000000**	**ADV_SIPM_1_CTL (RWC)**			**unsigned**
	31	0x00000000	1_CTL_RST			unsigned
	30:16	X	Undefined			
	15:8	0x0000	1_CTL_FILTER_DIV			unsigned
	7:6	0x00	1_CTL_FILTER_DLY			unsigned
	5	0x00	1_CTL_FILTER_ENA			unsigned
	4	0x00	1_CTL_MULTIMASTER			unsigned
	3	0x00	1_CTL_NO_ACK			unsigned
	2	0x00	1_CTL_CONTINUOUS			unsigned
	1	0x00	1_CTL_BYTE_CYCLE			unsigned
	0	0x00	1_CTL_READ			unsigned
R0x0029001C	**31:0**	**0x00000000**	**ADV_SIPM_1_ADR (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:1	0x00	1_ADR			unsigned
	0	X	Undefined			

Table 25. ADV_SYSTEM

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x00290020	**31:0**	**0x00000000**	**ADV_SIPM_1_DW (R/W)**			**unsigned**
	31:16	X	Undefined			
	15:0	0x0000	1_DW			unsigned
R0x00290024	**31:0**	**0x00000000**	**ADV_SIPM_1_DR (R/W)**			**unsigned**
	31:16	X	Undefined			
	15:0	0x0000	1_DR			unsigned
R0x00290028	**31:0**	**0x00000000**	**ADV_SIPM_1_DIV (R/W)**			**unsigned**
	31:28	X	Undefined			
	27:16	0x00000000	1_DIV_SDA_DELAY			unsigned
	15:0	0x0000	1_DIV_DIVIDER			unsigned
R0x002B0000	**31:0**	**0x00000078**	**ADV_SYS_STBY_SIPS_ID (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:0	0x78	SIPS_ID			unsigned
R0x002B0004	**31:0**	**0x00FFF-FC0**	**ADV_SYS_STBY_IO (R/W)**			**unsigned**
	31:24	X	Undefined			
	23	0x00000001	TESTMODE_18V			unsigned
	22	0x00000001	STANDBY_18V			unsigned
	21	0x00000001	RST_18V			unsigned
	20	0x00000001	CLK_18V			unsigned
	19	0x00000001	SIPM_18V			unsigned
	18:6	0x00001FF-F	GPIO_18V			unsigned
	5	0x00	IO_MUX_SINF_MIPI_D3			unsigned
	4	0x00	IO_MUX_SINF_MIPI_D2			unsigned
	3	0x00	IO_HINF_OE			unsigned
	2:1	0x00	IO_PD			unsigned
	0	0x00	IO_18V			unsigned
R0x002B0008	**31:0**	**0x00000000**	**ADV_SYS_STBY_SLEW (R/W)**			**unsigned**
	31:8	X	Undefined			
	7:0	0x00	SLEW_GPIO			unsigned
R0x002B0010	**31:0**	**0x00000000**	**ADV_SYS_STBY_DUMMY0 (R/W)**			**unsigned**
	31:0	0x00000000	DUMMY0			unsigned
R0x002B0014	**31:0**	**0x00000000**	**ADV_SYS_STBY_DUMMY1 (R/W)**			**unsigned**
	31:0	0x00000000	DUMMY1			unsigned
R0x002B0018	**31:0**	**0x00000000**	**ADV_SYS_STBY_DUMMY2 (R/W)**			**unsigned**
	31:0	0x00000000	DUMMY2			unsigned
R0x002B001C	**31:0**	**0x00000000**	**ADV_SYS_STBY_DUMMY3 (R/W)**			**unsigned**
	31:0	0x00000000	DUMMY3			unsigned
R0x002B0020	**31:0**	**0x00000000**	**ADV_SYS_STBY_GPIO_OSEL (R/W)**			**unsigned**
	31:0	0x00000000	GPIO_OSEL			unsigned

Table 25. ADV_SYSTEM

Register Hex	Bits	Default	Name	Clock Synced	Order Dependent	Data Type
R0x002B0024	**31:0**	**0x00000000**	**ADV_SYS_STBY_GPIO_OSEL_E (R/W)**			**unsigned**
	31:16	X	Undefined			
	15:0	0x0000	GPIO_OSEL_E			unsigned
R0x002B0028	**31:0**	**0x11111111**	**ADV_SYS_STBY_GPIO_IN_MASK (R/W)**			**unsigned**
	31:0	0x11111111	GPIO_IN_MASK			unsigned
R0x002B002C	**31:0**	**0x00010111**	**ADV_SYS_STBY_GPIO_IN_MASK_E (R/W)**			**unsigned**
	31:20	X	Undefined			
	19:0	0x00010111	GPIO_IN_MASK_E			unsigned
R0x002B0030	**31:0**	**0x00000006**	**ADV_SYS_STBY_CPU (RWC)**			**unsigned**
	31:3	X	Undefined			
	2	0x01	CLK_EN_SIPS			unsigned
	1	0x01	RST_EN_SIPS			unsigned
	0	0x00	CPU_CTL_STANDBY_FLAG			unsigned

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT
North American Technical Support:
Voice Mail: 1 800−282−9855 Toll Free USA/Canada
Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:
Phone: 00421 33 790 2910
For additional information, please contact your local Sales Representative