


# Analog Interfaces

# Connecting analog world to digital computers

Dpt. Enginyeria de Sistemes, Automàtica i Informàtica Industrial




## **Analog to Digital Conversion**


## World is analog ...


but computers deal with digital information.

DAC: Representing a continuously varying physical quantity by a sequence of discrete numerical values.













# **Devices**


- 1. A/D Flash Converter
- 2. Digital to Analog Converter \*
- 3. Slope A/D Converter
- 4. Successive approximations A/D Converter \*
- \* These devices can be found on PIC18F45K22




















## Resolution

Suppose a binary number with N bits is to represent an analog value ranging from 0 to A

There are 2<sup>N</sup> possible numbers

Resolution =  $A/2^N$ 

## **Resolution Example**

Temperature range of 0 K to 300 K to be linearly converted to a voltage signal of 0 to 2.5 V, then digitized with an **8-bit** A/D converter

 $2.5 / 2^8 = 0.0098 \text{ V, or about } 10 \text{ mV per step}$  $300 \text{ K} / 2^8 = 1.2 \text{ K per step}$ 

## **Resolution Example**

Temperature range of 0 K to 300 K to be linearly converted to a voltage signal of 0 to 2.5 V, then digitized with a **10-bit** A/D converter

 $2.5 / 2^{10} = 0.00244V$ , or about 2.4 mV per step  $300 \text{ K} / 2^{10} = 0.29 \text{ K}$  per step

*Is the noise present in the system well below 2.4 mV?* 

## N bits vs. Resolution

# AD converter needed?





Dissipator Range Temp: 1 – 60°C Needed ressolution: 1°



Bits of ADC:  $\log_2 (60/1) = \text{Min. } 6 \text{ bits}$ 

Example 2



Current sensor

Current Sensor for motor: 0 – 20A Needed ressolution: 1mA

Bits of ADC:  $\log_2 (20/0.001) = \text{Min. } 15 \text{ bits } \rightarrow \text{Difficult}$ 

Ressolution for 12 bits ADC standar?

 $2^{12}$ =4096  $\rightarrow$  20/4096  $\approx$  4.5 mA

## **Example**

Measure air temperature (-20°C to 60°C with a 0.5 resolution). Vref+=5 V i Vref-= 0 V.

Define the required bits of the ADC, and the sampling period.

The output voltage range for these devices is typically 100 mV at –40°C, 500 mV at 0°C, 750 mV at +25°C, and +1.75 V at +125°C. As shown in Figure 12.14, the TC1047A has a 10 mV/°C voltage slope output response.








Figure 12.14 ■ TC1047A V<sub>OUT</sub> vs. temperature characteristic










# **Data Collection – Sampling Rate**


#### The Nyquist Rate


A signal must be sampled at a rate at least twice that of the highest frequency component that must be reproduced.


Example – Hi-Fi sound (20-20,000 Hz) is generally sampled at about 44 kHz.


External temperature during flight need only be sampled every few seconds at most.

















## Time and frequency characteristics of audio signals

#### **Audio facts**

Range of audible frequencies: 20 Hz to 20KHz (individual depending) Frequency range of an analog phone call: 350 Hz to 3500 Hz Violin frequency range: 96 Hz to 10 kHz (approx.)

8 Hz Lowest organ note (note = fundamental freq)

32 Hz Lowest note on a standard 88-key piano

80 Hz Lowest note reproducible by the average female human voice

500 Hz Fundamental frequency of a crying baby

1050 Hz Highest note reproducible by the average female human voice

4186 Hz The highest note on a standard 88-key piano

16K Hz The highest harmonic of a female human voice

120 dB The loudest sound that can be tolerated (I.e. Chainsaw)

60 dB Level of a normal conversation

20 dB A whisper


Decibel:  $dB = 10 \log_{10} (P_s/P_e)$ 


0 dB The faintest audible sound (at 1KHz)

## The PIC18 A/D Converter

- The PIC18 has a 10-bit A/D Successive Approximations converter.
- The number of analog inputs varies among different PIC18 devices.
- The A/D converter has the following registers:
  - A/D Result High Register (ADRESH)
  - A/D Result Low Register (ADRESL)
  - A/D Control Register 0 (ADCON0) (source selection)
  - A/D Control Register 1 (ADCON1) (reference selection)
  - A/D Control Register 2 (ADCON2) (timing selections)
- The contents of these registers vary with the PIC18 members.
- Other parameters must be considered:
   ANSELX (pin configurations) ADIF

ANSELX (pin configurations), ADIF, ADIE, ADIP (for AD interrupt)...





## **ADCON1 Register**

#### REGISTER 17-2: ADCON1: A/D CONTROL REGISTER 1

R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
TRIGSEL	-	_	_	PVCF	G<1:0>	NVCF	G<1:0>
bit 7		50	%	*		2	bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	TRIGSEL: Special Trigger Select bit  1 = Selects the special trigger from CTMU  0 = Selects the special trigger from CCP5
bit 6-4	Unimplemented: Read as '0'
bit 3-2	PVCFG<1:0>: Positive Voltage Reference Configuration bits
	00 = A/D VREF+ connected to internal signal, AVDD 01 = A/D VREF+ connected to external pin, VREF+ 10 = A/D VREF+ connected to internal signal, FVR BUF2 11 = Reserved (by default, A/D VREF+ connected to internal signal, AVDD)
bit 1-0	NVCFG<1:0>: Negative Voltage Reference Configuration bits  00 = A/D VREF- connected to internal signal, AVss  01 = A/D VREF- connected to external pin, VREF-  10 = Reserved (by default, A/D VREF- connected to internal signal, AVss)  11 = Reserved (by default, A/D VREF- connected to internal signal, AVss)

### **ADCON2** Register

#### REGISTER 17-3: ADCON2: A/D CONTROL REGISTER 2 R/W-0 R/W-u ACQT<2:0> R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
n = Value at DOD	'1' = Rit ic set	'0' - Rit is cleared	v = Rit is unknown

R = Readable bit	W = Writable bit	U = Unimplemented bit	, redu do o
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

ADFM: A/D Conversion Result Format Select bit 10 bit data result format! 1 = Right justified 0 = Left justified Unimplemented: Read as '0' bit 6

ACQT<2:0>: A/D Acquisition time select bits. Acquisition time is the duration that the A/D charge holding capacitor remains connected to A/D channel from the instant the GO/DONE bit is set until conversions begins.

conversions b 000 = 0(1) 001 = 2 TAD 010 = 4 TAD 011 = 6 TAD 100 = 8 TAD 101 = 12 TAD 111 = 20 TAD **Acquisition time for AD** 

bit 2-0 **Base clock for AD** bit 2-0

ADCS-42:00: A/D Conversion Clock Select bits

000 = Fosc/2

001 = Fosc/8

010 = Fosc/32

011 = Fosc/16

100 = Fosc/4

101 = Fosc/16

110 = Fosc/16


110 = Fosc/16

110 = Fosc/16

111 = Fosc/16


111 = Fosc/10 clock derived from a dedicated internal oscillator = 600 kHz nominal)

Note 1: When the A/D clock source is selected as FRC then the start of conversion is delayed by one instruction cycle after the GO/DONE bit is set to allow the SLEEP instruction to be executed. ADCS<2:0>: A/D Conversion Clock Select bits



## A/D Acquisition Time Requirements

- The A/D converter has a sample-and-hold circuit for analog input.
- The sample-and-hold circuit keeps the voltage stable when it is converted.
- The sample-and-hold circuit is shown in Figure 17-5.



- The capacitor C<sub>HOLD</sub> holds the voltage to be converted. It must be charged to a stable value in order to get the maximum precision.
- The required minimum acquisition time  $T_{\text{ACQ}}$  is computed as follows:

```
EQUATION 17-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature = 50^{\circ}C and external impedance of 10k\Omega 3.0V VDD

TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient = TAMP + TC + TCOFF = 5 \mu s + TC + [(Temperature - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]

The value for TC can be approximated with the following equations:

V_{APPLIED} \left(1 - \frac{1}{2047}\right) = V_{CHOLD} \qquad :[1] \ V_{CHOLD} \ charged to within 1/2 lsb

V_{APPLIED} \left(1 - e^{\frac{-TC}{RC}}\right) = V_{CHOLD} \qquad :[2] \ V_{CHOLD} \ charge response to V_{APPLIED}

V_{APPLIED} \left(1 - e^{\frac{-TC}{RC}}\right) = V_{APPLIED} \left(1 - \frac{1}{2047}\right) \ : combining [1] \ and [2]


Solving for TC:

T_{C} = -C_{HOLD}(RIC + RSS + RS) \ ln(1/2047) = -13.5 pF(1k\Omega + 700\Omega + 10k\Omega) \ ln(0.0004885) = 1.20 \mu s

Therefore:

T_{ACQ} = 5 \mu s + 1.20 \mu s + [(50^{\circ}C - 25^{\circ}C)(0.05 \mu s/^{\circ}C)] = 7.45 \mu s
```

	g tempera	ature Tested at +25°C	, I	1	1	ı	1
Param. No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
130	TAD	A/D Clock Period	1	7	25	μS	-40°C to +85°C
			1	J	4	μS	+85°C to +125°C
131	TCNV	Conversion Time (not including acquisition time) (Note 1)	11	_	11	TAD	
132	TACQ	Acquisition Time (Note 2)	1.4	_	_	μS	$VDD = 3V$ , $Rs = 50\Omega$
135	Tswc	Switching Time from Convert → Sample	=		(Note 3)		
136	TDIS	Discharge Time	1	)	1	Tcy	
7	convers On the	e for the holding capacitor to acquire the "Noion (Vbo to Vss or Vss to Vbo). The source following cycle of the device clock.   1 $\mu$ s   > 1.4 $\mu$ s (but $T_{ACQ}$ > 7  = 11, we need 11 $T_{ADQ}$	e impeda 7.45	µs i	n the	e ex	ample)



#### **Automatic and manual modes**

#### 17.1.4 SELECTING AND CONFIGURING ACQUISITION TIME

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is cot.

Acquisition time is set with the ACQT<2:0> bits of the ADCON2 register. Acquisition delays cover a range of 2 to 20 TaD. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there is no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

Manual acquisition is selected when ACQT<2:0> = 000. When the  $GO/\overline{DONE}$  bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the  $GO/\overline{DONE}$  bit. This option is also the default Reset state of the ACQT<2:0> bits and is compatible with devices that do not offer programmable acquisition times.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. When an acquisition time is programmed, there is no indication of when the acquisition time ends and the conversion begins.

#### **Procedure for Performing A/D Conversion**


17.2.10 A/D CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
  - Disable pin output driver (See TRIS register)
- Configure pin as analog
- Configure the ADC module:
  - Select ADC conversion clock
  - Configure voltage reference
  - · Select ADC input channel
  - Select result format
  - Select acquisition delay
  - Turn on ADC module
- 3. Configure ADC interrupt (optional):
  - Clear ADC interrupt flag
  - Enable ADC interrupt
  - Enable peripheral interrupt
- Enable global interrupt<sup>(1)</sup>
   Wait the required acquisition time<sup>(2)</sup>.
- 5. Start conversion by setting the GO/DONE bit.
- Wait for ADC conversion to complete by one of the following:
  - Polling the GO/DONE bit
  - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result
- Clear the ADC interrupt flag (required if interrupt is enabled).

#### EXAMPLE 17-1: A/D CONVERSION

;This code block configures the ADC
;for polling, Vdd and Vss as reference, Fro
clock and ANO input.
;
;Conversion start & polling for completion
; are included.
;
;
MOVLW B'10101111' ;right justify, Fro,
MOVWF ADCON2 ; & 12 TAD ACC time
MOVLW B'000000000' ;ADC ref = Vdd, Vss
MOVWF ADCON1
BSF TRISA, 0 ;Set RAO to input
BSF ANSEL, 0 ;Set RAO to input
BSF ANSEL, 0 ;Set RAO to analog
MOVLW B'00000001' ;ANO, ADC on
MOVWF ADCON0 ;
BSF ADCON0, 50 ;Start conversion
ADCPoll;
BTFSC ADCON0,GO ;Start conversion
BRA ADCPOll ;No, test again
; Result is complete - store 2 MSbits in
; RESULTHI and 8 LSbits in RESULTLO
MOVEF ADRESH, RESULTLIO
MOVEF ADRESH, RESULTLIO



## **Example Barometric Measurement**

#### The SenSym ASCX30AN Pressure Sensor

- The range of barometric pressure is between 28 to 32 **in-Hg** or 948 to 1083.8 **mbar**.
- The ASCX30AN output voltage would range from 2.06 V to 2.36 V.





Figure 12.18 ASCX30AN pin assignment

## The PIC18 D/A Converter

- The PIC1845K22 has a 5-bit D/A converter.



## It is driven by registers VREFCON1

#### REGISTER 22-1: VREFCON1: VOLTAGE REFERENCE CONTROL REGISTER 0

R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0
DACEN	DACLPS	DACOE	-	DACPS	SS<1:0>	_	DACNSS
bit 7			•	•			bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

DACEN: DAC Enable bit 1 = DAC is enabled 0 = DAC is disabled DACLPS: DAC Low-Power Voltage Source Select bit 1 = DAC Positive reference source selected 0 = DAC Negative reference source selected

bit 7

bit 3-2

DACOE: DAC Voltage Output Enable bit

1 = DAC voltage level is also an output on the DACOUT pin

0 = DAC voltage level is disconnected from the DACOUT pin bit 5 bit 4 Unimplemented: Read as '0'

DACPSS-1:0-: DAC Positive Source Select bits
00 = VDD
01 = VREF+
10 = FVR BUF1 output
11 = Reserved, do not use

bit 1 Unimplemented: Read as '0'

DACNSS: DAC Negative Source Select bits bit 0

1 = VREF-0 = VSS

## ... and VREFCON2

#### REGISTER 22-2: VREFCON2: VOLTAGE REFERENCE CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_			DACR<4:0>		
bit 7	•						bit 0


Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged -n/n = Value at POR and BOR/Value at all other Resets x = Bit is unknown '1' = Bit is set '0' = Bit is cleared

Unimplemented: Read as '0' bit 7-5

bit 4-0 DACR<4:0>: DAC Voltage Output Select bits Vout = ((Vsrc+) - (Vsrc-))\*(DACR<4:0>/(25)) + Vsrc-

# The PIC18 Fixed Voltage Reference

- FVR1 and FVR2 are used in ADC and DAC modules
- These voltages are independent on supply voltage (VDD) and can be used as an absolute reference system.



## Register VREFCON0 drives the FVR module

- FVRST bit is set when the circuitry reaches a stable output.

REGISTER 21-	1: VREFC	ON0: FIXED	VOLTAGE F	REFERENCE	E CONTROL	REGISTER	
R/W-0	R/W-0	R/W-0	R/W-1	U-0	U-0	U-0	

Legend:			
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is u	nchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is s	set	'0' = Bit is cleared	
bit 7	0 = Fixed	Fixed Voltage Reference Ena I Voltage Reference is disabl I Voltage Reference is enabl	led
bit 6	FVRST: F	ixed Voltage Reference Rea	idy Flag bit

00 = Fixed Voltage Reference Peripheral output is off 01 = Fixed Voltage Reference Peripheral output is 1x (1.024V) 10 = Fixed Voltage Reference Peripheral output is 2x (2.048V)<sup>(1)</sup> 11 = Fixed Voltage Reference Peripheral output is 4x (4.096V)<sup>(1)</sup>

bit 3-2 Reserved: Read as '0'. Maintain these bits clear.

bit 1-0 Unimplemented: Read as '0'.

Note 1: Fixed Voltage Reference output cannot exceed VDD