

## EDUCATION

- |   |                        |
|---|------------------------|
| • <b>University of California, Santa Cruz</b>                           | Santa Cruz, CA         |
| • PhD student in Computer Science                                       | Expected 2030          |
| • <b>Cornell University</b>   | Ithaca, NY             |
| • Master of Science in Computer Science                                 | Aug 2023 - May 2025    |
| • <b>Cornell University</b>   | Ithaca, NY             |
| • Bachelor of Science in Computer Science and Environmental Engineering | <b>Magna Cum Laude</b> |

## RESEARCH EXPERIENCE

- |   |                     |
|---|---------------------|
| • <b>Graduate Researcher</b>  | Sep 2025 - Now      |
| • UC Santa Cruz <i>MASC</i> Group, led by José Renau  |                     |
| ◦ Building an AI agent system for hardware design - RTL code generation, verification, debugging, and tapeout; and evaluate the results in Docker environments            |                     |
| • <b>Graduate Researcher</b>  | Sep 2023 - May 2025 |
| • Cornell <i>Capra</i> Group, led by Adrian Sampson   |                     |
| ◦ Built and optimized an open-source PyTorch-to-FPGA compiler flow via CIRCT, achieving $1.7\times$ performance over AMD Vitis using advanced memory partition techniques |                     |
| • <b>Undergraduate Researcher</b>   | Nov 2021 - May 2023 |
| • Cornell <i>PEESE</i> Group, led by Fengqi You   |                     |
| ◦ Built and evaluated an attention-based multi-agent deep reinforcement learning model for smart-city energy management using OpenAI Gym simulation and real-world data.  |                     |

## PUBLICATIONS AND TALKS

- Xie, J., Williams, E., Sampson, A. "From PyTorch to Calyx: An Open-Source Compiler Toolchain for ML Accelerators." Present in 7th C4ML workshop, CGO 2026 and 8th AccML workshop, HiPEAC 2026. Paper Link  
"Global Instruction Selection for Scalable Vectors." Students Technical Talk at LLVM Developer Conference 2024.
- Xie, J., Ajagekar, A., You, F. "Multi-Agent Attention-Based Deep Reinforcement Learning for Demand Response in Grid-Responsive Buildings." *Applied Energy* 2023. Paper Link

## INTERNSHIP EXPERIENCE

- |  |                     |
|--|---------------------|
| • <b>Machine Learning Compiler Engineer</b>  | Jun 2025 - Sep 2025 |
| • <i>Cerebras Systems</i>  | Sunnyvale, CA       |
| ◦ Designed and implemented memory analysis algorithms to optimize on-chip/off-chip data movement for ML workloads, including weight and activation loading/eviction. Built profiling and visualization tools using Perfetto to trace data movement behavior back to source code for performance analysis |                     |
| ◦ Built a two-pass compile workflow to reduce wafer layout selection optimization process for large MoE models   |                     |
| • <b>Software Engineer</b>   | Jun 2023 - Aug 2023 |
| • <i>Orenda Power Inc.</i>   | New York City, NY   |
| ◦ Built a power grid database with real-time processing and designed a REST API for IoT control operations   |                     |
| • <b>Machine Learning Research Engineer</b>  | May 2022 - Aug 2022 |
| • <i>Deep Ivy Inc.</i>   | Remote              |
| ◦ Developed framework converters and a graph compiler to accelerate ML model transformations   |                     |

## PROJECT EXPERIENCE

- |   |                     |
|---|---------------------|
| • <b>Systolic Array Design for Binarized Matrix Multiplication (Dataflow architecture)</b>                        | Oct 2024 - Nov 2024 |
| ◦ Designed and optimized an FPGA systolic array for binarized matmul using Allo, achieving a $15.2\times$ speedup |                     |
| • <b>Global Instruction Selection for RISC-V Vector Extension (LLVM)</b>  | Nov 2023 - Oct 2024 |
| ◦ Extended GISEL for RISC-V vectors, enabling scalable vector support for SAXPY lowering from C to assembly       |                     |
| • <b>Compiler Development and Optimization for Bril (Advanced Compilers, C++)</b>                                 | Aug 2023 - Dec 2023 |
| ◦ Built a Bril backend with compiler optimizations (LVN, DCE, LICM), achieving a 10.7% benchmark speedup          |                     |
| • <b>Pipelined RISC-V Processor with Cache (Computer Architecture, RTL Design)</b>                                | Sep 2023 - Nov 2023 |
| ◦ Implemented pipelined RISC-V processors with stalling, bypassing, and instruction/data caches                   |                     |

## CODING LANGUAGES

- C++, Python, C, JAVA, SystemVerilog