Efficient Implementations of CRAFT Cipher For Internet of Things

Jiahao Xiang^{a,b}, Lang Li^{a,b,*}

^aCollege of Computer Science and Technology, Hengyang Normal University, Hengyang, 421002, , China ^bHunan Provincial Key Laboratory of Intelligent Information Processing and Application, Hengyang Normal University, Hengyang, 421002, , China

Abstract

The rapid growth of the Internet of Things (IoT) highlights the importance of lightweight cryptography in maintaining security. However, enhancing performance while ensuring the same level of security remains a significant challenge. This paper presents two innovative architectures for the CRAFT lightweight block cipher, aiming to enhance performance without compromising security. The novel Serial and Unrolled architectures are introduced to achieve low area usage and high throughput, respectively. Specifically, the Serial architecture reduces the datapath from 64-bit to 4-bit, significantly decreasing the area. The Unrolled architecture, on the other hand, minimizes latency from 32 to 16. Additionally, Boolean satisfiability (SAT) solvers are employed to identify a lower-cost area implementation of the S-box. The proposed designs underwent evaluation on three distinct FPGA platforms: Artix-7, Kintex-7, and Spartan-7. The results suggest that the low area design reduces area usage by 15.82% compared to the PRESENT cipher. On the other hand, the unrolled design doubles the throughput rate at 100MHz and significantly reduces energy consumption per bit by 47.89% compared to the PRESENT cipher. To the best of our knowledge, the low area design sets a new area record on the FPGA configured with a 64-bit block and 128-bit key. Therefore, the proposed designs could offer enhanced performance while maintaining security for IoT devices.

Keywords: Internet of Things, Lightweight block cipher, Field-programmable gate array(FPGA), Low-area, High-throughput

1. Introduction

The Internet of Things (IoT) is making rapid strides into various sectors such as smart health, smart homes, smart mobility, and smart cities. With this advancement, a growing number of security issues are emerging. These security concerns are extensively discussed in [1]. To ensure data protection, the cryptography techniques outlined in [2] are recommended.

However, the resource constraints of many IoT devices pose challenges for the implementation of robust security measures. These devices often have limited memory, processing power, and energy. Therefore, the security measures need to be lightweight to ensure they do not overburden the resources. Lightweight cryptography, a subset of cryptography, provides solutions specifically designed for these resource-limited devices, as discussed in [3].

The field of lightweight cryptography has received considerable attention in recent years. Examples of this include PRESENT [4], LED [5], Midori [6], QTL [7], GIFT [8], CRAFT [9], Shadow [10], DULBC [11], IVLBC [12], BipBip [13], and LELBC [14]. More ciphers can be found in [15]. The implementation of lightweight ciphers for various applications has also been widely studied.

Efficient implementation allows lightweight ciphers to be used in various settings. A hardware implementation can enhance the performance of these ciphers in resource-limited en-

*Corresponding author

Email address: lilang911@126.com (Lang Li)

vironments. Several researchers have proposed different architectures and optimizations for various ciphers. Lara-Nino et al. [16] introduced a 16-bit datapath architecture for the PRESENT cipher, reducing both the area and power consumption. Pandey et al. [17] suggested an optimized key schedule of PRESENT, which resulted in a smaller area. Shahbazi et al. [18] proposed an 8-bit serial architecture for AES, also reducing the area and power consumption. Li et al. [19] presented unrolled architectures and a low-cost architecture for PRINCE, separately optimizing the throughput and area. Bharathi et al. [20] enhanced the performance of the PRESENT cipher by expanding the key length. Lastly, Yang et al. [21] shared components in the cipher process for LILLIPUT, resulting in a smaller area.

This work presents the first implementation of CRAFT on FPGA platforms. Two architectures for CRAFT, Serial and Unrolled, are proposed. The Serial architecture reduces the datapath from 64-bit to 4-bit, meaning it only uses one S-Box, which significantly reduces the area usage. The Unrolled architecture reduces the latency of the encryption process, thereby improving the throughput rate. The optimal implementation of the S-Box, aimed at further area reduction, is determined using a SAT solver in conjunction with the GEC encoding scheme. The experiments are conducted on three different FPGA platforms: Artix-7, Kintex-7, and Spartan-7. The main contributions of this article are as follows.

 Two architectures for CRAFT, Serial and Unrolled, are proposed. These are optimized for area and throughput, respectively. The Serial architecture reduces the area usage by 15.72% compared to the work of Bharathi et al. [20]. The Unrolled architecture doubles the throughput rate compared to the same work.

- The optimal implementation of the S-Box, which results in further area reduction, is identified using a SAT solver. The proposed S-Box implementation achieves a 28.9% area reduction compared to the work of Bao et al. [22].
- The architectures are implemented across three different FPGA platforms: Artix-7, Kintex-7, and Spartan-7. This variety allows engineers to select the platform that best suits their application needs.

The rest of this article is organized as follows: Section 2 details the specifications of CRAFT. The two proposed architectures for CRAFT are discussed in Section 3. Section 4 outlines the experimental evaluation metrics and environment. Section 5 provides a detailed performance analysis of all the architectures. Finally, Section 6 provides a summary of the work done and discusses potential directions for future research.

2. Specification of CRAFT

Table 1 outlines the main notations used throughout this paper. CRAFT is a lightweight tweakable block cipher constructed from involutory building blocks. It processes a 64-bit block and employs a 128-bit key, in addition to a 64-bit tweak. This means that a 64-bit plaintext input is converted into a 64-bit ciphertext output using a 128-bit key and a 64-bit tweak. The architecture of CRAFT is depicted in Figure 1. The encryption process of CRAFT is outlined in Algorithm 1. The decryption process mirrors the encryption process, with the only difference being that the round keys are applied in reverse order.

	Table 1: Main Notations
ion	Description

Notation	Description
TK_i	tweakeys used in the <i>i</i> th round
RC_i	round constant for the <i>i</i> th round
R_i	Function for the <i>i</i> th round
SB	S-Box operation
MC	Mix-Columns operation
PN	PermuteNibbles operation
PK	Permutation used in key schedule
\oplus	XOR operation
	Concatenation operation
~	Inverse operation
٨	And operation
V	Or operation

The round function, denoted as R, consists of three operations: Mix-Columns, PermuteNibbles, and S-Box. The Mix-Columns operation is a linear transformation that multiplies the input column by a constant matrix, M, to generate the output column. Notably, M is an involutory matrix, as shown in Equation 1.





Figure 1: Architecture of CRAFT

Algorithm 1 CRAFT Encryption Process



$$M = \begin{bmatrix} 1 & 0 & 0 & 1 \\ 0 & 1 & 0 & 0 \\ 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 1 \end{bmatrix} \tag{1}$$

The PermuteNibbles operation, an involutory permutation, operates on 4-bit nibbles. This operation triggers additional S-Boxes, thereby bolstering the cipher's security. The illustration of the PermuteNibbles operation is provided in Equation 2. The permutation PK is utilized in the key schedule, as depicted in Equation 3.

$$PN = [15, 12, 13, 14, 10, 9, 8, 11, 6, 5, 4, 7, 1, 2, 3, 0]$$
 (2)

$$PK = [12, 10, 15, 5, 14, 8, 9, 2, 11, 3, 7, 4, 6, 0, 1, 13]$$
 (3)

The S-Box operation, a nonlinear transformation, introduces confusion into the cipher. This operation is performed using a 4-bit S-Box, as shown in Table 2, with values represented in hexadecimal notation.

Two Linear Shift Feedback Registers (LSFRs), a and b, are used to concatenate the round constants, denoted as RC. The RC is defined as $RC = (a_3, a_2, a_1, a_0, 0, b_2, b_1, b_0)$. The initial round constant, RC_0 , is set to 0x11.

Table 2: S-Box of CRAFT						
Input	Output	Input	Output			
0	С	8	8			
1	a	9	9			
2	d	a	1			
3	3	b	5			
4	e	С	0			
5 6	b	d	2			
6	f	e	4			
7	7	f	6			

3. Implementations

For the first time, the components of CRAFT have been optimized to achieve efficient area and throughput, resulting in two proposed implementation architectures: Serial and Unrolled.

3.1. Serial Architecture (A1)

Compared to round-based architectures, serial architectures can significantly reduce area usage by reusing components. For example, the quantity of S-Boxes is diminished from 16 to 1. The clock gating technique is also employed to enable each component and minimize the energy consumption of encryption.

The architecture, as shown in Figure 2, includes a single S-Box, a 4-bit Mix-columns, and two register banks. These banks, known as the Key-Register and the State-Register, store keys and plaintext, respectively. They also hold intermediate results temporarily. The design incorporates a feedback path to store intermediate results in the State-Register bank. Additionally, the PermuteNibbles function is integrated into the State-Register bank.

It's important to note that the permute operation requires 64 bits. To allow for the reuse of the State-Register block, the order of execution for the S-Box and Permute operations is changed. Furthermore, The first round of the encryption process omits the Permute operation, controlled by a specific signal, to ensure the correct operation of the encryption algorithm.

3.1.1. S-Box Optimization

The S-Box is a crucial component of the encryption algorithm, adding to its complexity. However, it also demands a significant amount of area. There are several ways to implement the S-Box. One common method is to use a lookup table (LUT), a technique described by Lara-Nino et al. [16]. This approach, while effective, requires many flip-flops, which can lead to a substantial increase in area consumption. An alternative method is to use the logical equivalent expression of the S-Box. This method, suggested by Bao et al. [22] and Feng et al. [23], can help reduce area consumption.

Boolean satisfiability (SAT) solvers can be used to find S-Boxes that meet specific implementation requirements, such as meet to certain software or hardware implementation requirements. To elaborate, the S-Box implementation can be encoded as Boolean constraints. This is done by representing the S-Box as a truth table and using Boolean variables to denote the input

and output bits of the S-Box. The constraints are then formulated based on the desired properties of the S-Box. Once the S-Box properties are encoded as Boolean constraints, a SAT solver can find a satisfying assignment to these constraints. This assignment corresponds to an S-Box that fulfills the desired properties.

The Gate Equivalent Complexity (GEC) is a measure of the number of logical gates required to implement the Boolean formula that represents a SAT instance. To calculate the GEC, the Boolean formula is converted into a circuit of logical gates, such as AND, OR, and NOT gates. The total count of these gates in the circuit gives the GEC of the instance. In this design, the GEC encoding scheme from Feng et al. [23] is optimized and used to implement the S-Box. The encoding scheme is detailed in Equations 4:

$$\forall i \in \{0, 1, \dots, K-1\}:$$

$$T_{i} = F_{if}(GT_{i}[0], \sim (Q_{4i} \cdot Q_{4i+1}) \cdot \sim Q_{4i+2} \cdot Q_{4i+3})$$

$$+ F_{if}(GT_{i}[1], Q_{4i+2} \cdot (Q_{4i} + Q_{4i+1}))$$

$$+ F_{if}(GT_{i}[2], Q_{4i} \cdot Q_{4i+1} \cdot Q_{4i+2})$$

$$+ F_{if}(GT_{i}[3], Q_{4i+2}) + F_{if}(GT_{i}[4], Q_{4i})$$

$$+ F_{if}(GT_{i}[5], Q_{4i} \cdot Q_{4i+1})$$

$$+ F_{if}(GT_{i}[6], Q_{4i} + Q_{4i+1}) + F_{if}(GT_{i}[7], max)$$

$$(4)$$

where K is numbers of the logical gates, $Q_{4i} - Q_{4i+3}$ is the input of the i^{th} logical gate, T_i is the output of the i^{th} logical gate, and F_{if} is a function that returns the value of the second argument if the first argument is true and returns the value of zero otherwise. The value of max is all one's in the binary expression, which is represented logically as an inverse. GT_i represents the type of the i^{th} logical gate, which is a 8-bit binary number. Table 3 enumerates the various types of logical gates employed in this encoding scheme.

Equations 5 display the optimized scheme of the S-Box, where $X_3 - X_0$ represents the input and $Y_3 - Y_0$ represents the output. The proposed S-Box scheme is implemented using four MOAI1 gates, three MAOI1 gates, and one AND3 gate. This configuration of the S-Box module results in a 28.9% reduction in area compared to the method proposed by Bao et al. [22], based on gate equivalent (GE) estimation using the UMC 180nm library.

$$T_{0} = \text{MAOI1}(X_{0}, X_{1}, X_{0}, X_{1})$$

$$T_{1} = \text{AND3}(X_{3}, X_{2}, X_{3})$$

$$T_{2} = \text{MAOI1}(X_{1}, X_{2}, X_{0}, X_{3})$$

$$T_{3} = \text{MOAI1}(X_{1}, X_{0}, X_{2}, X_{2})$$

$$T_{4} = \text{MOAI1}(X_{3}, T_{0}, T_{3}, T_{3})$$

$$T_{5} = \text{MOAI1}(T_{3}, T_{0}, X_{0}, T_{1})$$

$$T_{6} = \text{MAOI1}(X_{0}, T_{0}, X_{3}, T_{0})$$

$$T_{7} = \text{MOAI1}(X_{0}, T_{1}, T_{2}, T_{2})$$

$$Y_{3} = T_{4} \quad Y_{2} = T_{6} \quad Y_{1} = T_{7} \quad Y_{0} = T_{5}$$




Figure 2: Serial architecture of CRAFT

Table 3: Encoding of different types of logical gate

	Table 3. Encouning of unferent types of logical gate						
logical expression	$GT_i[0:7]$	gate type					
$Q_0 \oplus Q_1$	00000010	XOR					
$\sim (Q_0 \oplus Q_1)$	00000011	XNOR					
$Q_0 \wedge Q_1$	00000100	AND					
$\sim (Q_0 \wedge Q_1)$	00000101	NAND					
$Q_0 \lor Q_1$	00000110	OR					
$\sim (Q_0 \vee Q_1)$	00000111	NOR					
$\sim Q_0$	00001001	NOT					
$\sim Q_1$	00001011	NOT					
$\sim Q_2$	00010001	NOT					
$Q_0\oplus Q_1\oplus Q_2$	00010010	XOR3					
$\sim (Q_0 \oplus Q_1 \oplus Q_2)$	00010011	XNOR3					
$Q_0 \wedge Q_1 \wedge Q_2$	00100000	AND3					
$\sim (Q_0 \wedge Q_1 \wedge Q_2)$	00100001	NAND3					
$Q_0 \lor Q_1 \lor Q_2$	01110110	OR3					
$\sim (Q_0 \vee Q_1 \vee Q_2)$	01110111	NOR3					
$ \sim ((Q_0 \wedge Q_1) \vee (\sim (Q_2 \vee Q_3))) $	10110000	MAOI1					
$\sim (\sim (Q_0 \land Q_1) \land ((Q_2 \lor Q_3)))$	10110001	MOAI1					

3.1.2. Mix-Columns Optimization

The Mix-Columns component is a linear transformation of the input column. The output column is generated by multiplying the input column with a constant matrix M. M is a involutory matrix, which means $M^2 = E$, where E is the identity matrix. It is easy to decrypt the ciphertext by multiplying the ciphertext with M again. Equation 6 illustrates the Mix-columns component. Here, $I_{3,j}$, $I_{2,j}$, $I_{1,j}$, and $I_{0,j}$ represent the input column, while $I_{3,j}'$, $I_{2,j}'$, $I_{1,j}'$, and $I_{0,j}'$ denote the output column. The column index is given by j, where j ranges from 0 to 3.

$$\begin{bmatrix} I'_{3,j} \\ I'_{2,j} \\ I'_{1,j} \\ I'_{0,j} \end{bmatrix} = \begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 1 \end{bmatrix} \begin{bmatrix} I_{3,j} \\ I_{2,j} \\ I_{1,j} \\ I_{0,j} \end{bmatrix}$$
(6)

In order to reduce the area of this component, the serial architecture of Mix-Columns is utilized, as shown in Figure 3. The serial architecture of Mix-Columns requires four 4-bit registers, two multiplexers, and three XOR gates. The operation of Mix-Columns involves three distinct stages: freeze, shift, and add. During the freeze stage, the register values are kept unchanged by setting both CM_0 and CM_1 to 0. In the shift stage, a shift in the register values from RM_0 to RM_4 is induced by

setting both CM_0 and CM_1 to 1. Finally, in the add stage, an addition operation on the column values is executed according to Equation 6. This is achieved by setting CM_0 and CM_1 to 0 and 1, respectively.

Figure 4 presents the timing diagram for the serial architecture of the Mix-Columns operation. It requires five clock cycles to compute the next columns from the previous ones, and an additional four clock cycles to transfer data from the internal register of Mix-Columns to the State-Register. Therefore, a complete state round requires a total of 36 clock cycles.




Figure 3: Serial Architecture of Mix-Columns with clock gating




Figure 4: Timing Diagram for the Serial Architecture of Mix-Columns

3.1.3. Control Units

As depicted in Figure 5, the finite-state machine (FSM) of the serial architecture initiates the encryption process by loading the initial key into the Key-Register and the plaintext into the State-Register. During the Key-Schedule phase, the key is expanded while the gate clocks of the Mix-Columns and State-Register are turned off. Next, the Mix-Columns phase begins, where one column of the State-Register is stored in the Mix-Columns registers. This phase takes five clock cycles to execute the Mix-Columns operation on one column. Once this phase is finished, the gate clocks for the State-Register and Key-Register are turned off. Following this, the S-Box phase commences. During this phase, the data from the Mix-Columns registers is transferred back to the State-Register and XORed with the keys. This process requires an additional four clock cycles. This cycle between the Mix-Columns and S-Box phases is repeated four times for the four columns of the State-Register. Subsequently, the Permute operation is carried out within the State-Register, requiring a single clock cycle. The encryption process concludes when the Round counter reaches 31, at which point the ciphertext is stored in the State-Register.




Figure 5: Finite-state machine for Serial Architecture

The dynamic power consumption of the encryption process can be mitigated through the use of clock gating, a technique discussed in the work of Shahbazi et al. [18]. The clock gating technique is independently applied to the State-Register, Key-Register, and Mix-Columns. For instance, in the Key-Schedule phase, the gate clocks of the State-Register and Mix-Columns are disabled as these components are not in use. This helps save a significant amount of power. Figure 6 shows the timing diagram of a design that uses the clock gating technique.




Figure 6: Timing diagram for Serial Architecture

3.2. Unrolled Architecture (A2)

The architecture shown in Figure 7 includes two S-Boxes, two Mix-Columns, a Key, a State-Register, two PermuteNibbles, and one feedback path. It's designed to perform a 30-

round encryption process in just 15 cycles. Only the Mix-Columns and Add-Key operations are carried out in the final cycle, finishing the encryption process in a total of 16 cycles.

The unrolled architecture, based on the iterative architecture from [9], completes the encryption process in only 16 cycles, compared to the 32 cycles needed by the iterative architecture. Here, a cycle includes two round functions of CRAFT. While this approach might use more area, it provides higher throughput at the same frequency.

3.3. Iterative Architecture (A3)

The architecture proposed by Bharathi et al. [20] operates on a round-based architecture. It employs a single round function to encrypt a block, incorporating a S-Box, a Permute, and an Add-Key operation. This round function is executed 32 times to encrypt a single block. Simultaneously, the Key Schedule operates in parallel with the round function. This architecture is illustrated in Figure 8. For comparison, different architectures are listed in Table 4.

Table 4: Different architectures description itecture Cipher Description Ref

Architecture	Cipher	Description	Reference
A1	CRAFT	Serial	This work
A2	CRAFT	Unrolled	This work
A3	PRESENT	Iterative	[20]

4. Experimental Evaluation

In ASIC implementations, the gate equivalent (GE) is often used to evaluate the area consumption of a design. One Gate Equivalent (GE) corresponds to the area of a two-input NAND gate. The area, in terms of GEs, is computed by dividing the total area (measured in μm^2) by the area of a two-input NAND gate (also measured in μm^2). However, the number of Gate Equivalents (GEs) can vary depending on the specific technology used, as Turan et al. discuss in their work [24]. For instance, the number of GEs for the same design will differ between UMC 180nm technology and TSMC 180nm technology. Therefore, GE is not suitable for comparing the area consumption of different designs on different technologies. To provide a fair comparison, the area consumption of the proposed designs is assessed using FPGA implementations, a technique similarly employed in the study by Mohajerani et al. [3].

4.1. Platform

The designs proposed in this study were implemented on a Xilinx FPGA board, utilizing the Vivado v2023.2 software for deployment. Benchmarking was performed across three distinct FPGA platforms to ensure a diverse testing environment: Artix-7(xc7a100tcsg324-1), Kintex-7(xc7k70tfbg484-1), and Spartan-7(xc7s100fgga484-1). Artix-7 offers high performance in resource-limited situations. Spartan-7 is designed for high-restriction environments. Kintex-7 is well-suited for use in applications such as 3G and 4G wireless technologies.




Figure 7: Unrolled architecture of CRAFT




Figure 8: Iterative architecture of PRESENT

4.2. Area

The area consumed by the proposed designs is quantified using the Area metric, which encompasses components such as Flip-Flops, LUTs, and Slices. For a balanced comparison, the embedded memory blocks of the FPGA were not utilized. This was achieved by disabling the relevant settings in the VHDL, as recommended in the UltraFast Design Methodology Guide for the Vivado Design Suite by Xilinx [25]. Also, all designs were synthesized and implemented using the same settings, specifically, the default settings of Vivado Synthesis and Implementation.

4.3. Throughput

The efficiency of the proposed designs is assessed using the Throughput metric. This metric uses three parameters: the maximum throughput rate, the throughput rate at 100MHz, and the throughput rate per slice. The maximum throughput rate is the highest rate that our designs can achieve, calculated using Equation 7. The throughput rate at 100MHz shows the rate achievable when the clock frequency is set to 100MHz, calculated using Equation 8. The throughput rate per slice is a measure of efficiency, calculated by dividing the throughput rate by the number of Slices (Equation 9). In these computations, the Plaintext Size is set to 64-bit, Latency denotes the count of clock cycles needed to encrypt a single block, and Slices represent the quantity of Slices consumed by the design.

$$MaxThroughput(Thr) = \frac{MaxFrequency \times BlockSize}{Latency}$$
(7)

$$Throughput_{@100MHz}(Thr^*) = \frac{100MHz \times BlockSize}{Latency}$$
 (8)

$$ThroughputPerSlice = \frac{Thr}{Slices}$$
 (9)

4.4. Power and Energy

The Power metric, which includes both dynamic and static power consumption, is used to evaluate the power consumption of the proposed designs, as defined in Equation 10. On the other hand, the Energy metric measures the energy consumption of the designs. It's calculated by multiplying the power consumption by the time needed to encrypt a single block. This time is determined by dividing the latency by the frequency, as explained in Equation 11.

Total Power(
$$TP$$
) = Dynamic Power(DP)
+ Static Power(SP) (10)

$$Energy(E) = \frac{TP \times Latency}{Frequency}$$
 (11)

5. Results

This section details the outcomes of the proposed designs, categorized into three aspects: area consumption, throughput performance, and power and energy metrics. The results are




Figure 9: Comparison of Flip-Flop in three Architectures

demonstrated across three different FPGA platforms: Artix-7, Kintex-7, and Spartan-7. Table 5 presents the area consumption of the designs, Table 6 showcases the throughput results, and Table 7 provides the power and energy consumption details.

The area consumption of the proposed designs is evaluated based on three factors: Flip-Flops (FF), Look-Up Tables (LUT), and Slices. These designs are compared with the iterative architecture of PRESENT (A3), as described in [20]. The results indicate that the proposed designs consume 15.72% less area than the iterative architecture of PRESENT.

Regarding the Flip-Flops (FF), the key schedule of the CRAFT cipher is implemented using multiplexers. This eliminates the need for FF to store the sub-key, resulting in a lower FF count compared to other ciphers. This is a significant factor contributing to the CRAFT cipher's requirement of less than 1000 GE, which is the lowest known requirement on the IBM 130 nm ASIC library, as shown in [9]. A comparison of FF counts is provided in Figure 9.

As illustrated in Figure 10, when it comes to Look-Up Tables (LUT), the proposed designs (A1) require fewer LUTs than the iterative architecture of PRESENT (A3). This is attributed to the fact that the proposed designs utilize a single S-Box, in contrast to the 16 S-Boxes used by the iterative architecture of PRESENT. Furthermore, the proposed designs also require fewer LUTs than the unrolled architecture of CRAFT, which uses 32 S-Boxes, compared to just one in the proposed designs.

The serial architecture (A1) has a lower Slices cost compared to the iterative architecture of PRESENT (A3), thanks to the reduction in FF and LUT usage. In terms of Slices efficiency, Spartan-7 outperforms both Artix-7 and Kintex-7 platforms. These results are illustrated in Figure 11. However, the lower Max Frequency of Spartan-7 will be considered in the Throughput comparison.

Figure 12 illustrates that the proposed designs (A1) have a higher Max Frequency than the iterative architecture of PRESENT (A3). This improvement is due to two key factors. First, the S-Box is optimized with the GEC encoding scheme, reducing its delay. Second, the serial architecture of the de-




Figure 10: Comparison of Look-Up Tables in three Architectures




Figure 11: Comparison of Slices in three Architectures

Table 5: Area used for the three Architectures

Platform	Design	S tate(bit)	Key(bit)	FF	LUT	Slices
	A1	64	128	144	177	59
Artix-7	A2	64	128	157	378	111
	A3	64	128	201	243	70
	A1	64	128	144	178	58
Kintex-7	A2	64	128	157	377	115
	A3	64	128	201	244	68
Spartan-7	A1	64	128	144	177	57
	A2	64	128	157	381	118
	A3	64	128	201	244	70

Table 6: Throughput results for the three Architectures

Platform	Design	Latency	MaxF(MHz)	Thr(Mbps)	$Thr^*(Mbps)^a$	Thr/S lices $(Kbps/S$ lices $)$
	A1	1215	557.41	29.36	5.27	497.65
Artix-7	A2	16	142.38	569.52	400.00	5130.81
	A3	32	274.04	548.08	200.00	7829.71
Kintex-7	A1	1215	853.97	44.98	5.27	775.57
	A2	16	175.25	701.00	400.00	6095.65
	A3	32	357.78	715.56	200.00	10522.94
Spartan-7	A1	1215	525.76	27.69	5.27	485.87
	A2	16	138.86	555.44	400.00	4707.12
	A3	32	296.29	592.58	200.00	8465.43

^a Throughput rate at 100MHz





Figure 12: Comparison of Max Frequency in three Architectures



The serial architecture (A1) has the highest energy per bit due to its higher latency, which results in the smallest area. Conversely, the unrolled architecture (A2) has the lowest energy per bit because it has the lowest latency. The energy per




Figure 13: Comparison of Energy per bit in three Architectures

bit of the iterative architecture of PRESENT (A3) falls between that of the serial architecture (A1) and the unrolled architecture (A2). Compared to the iterative architecture of PRESENT (A3), the unrolled architecture (A2) reduces energy per bit by 47.89%. Figure 13 illustrates the energy per bit for the three architectures.

6. Conclusion

Given the diverse performance requirements arising from the use of IoT devices in various contexts, achieving optimal security without compromising performance presents a significant

Platform	Design	DP(mW)	SP(mW)	TP(mW)	E(uJ)	E/bit(nJ/bit)
	A1	2.00	139.00	141.00	1.71	26.77
Artix-7	A2	7.00	139.00	146.00	0.02	0.37
	A3	2.00	139.00	141.00	0.05	0.71
	A1	2.00	145.00	147.00	1.79	27.91
Kintex-7	A2	8.00	145.00	153.00	0.02	0.38
	A3	3.00	145.00	148.00	0.05	0.74
Spartan-7	A1	2.00	140.00	142.00	1.73	26.96
	A2	7.00	140.00	147.00	0.02	0.37
	A3	3.00	140.00	143.00	0.05	0.72

DP: Dynamic Power SP: Static Power TP: Total Power E: Energy

challenge. Implementing effective solutions is one way to attain this balance between security and performance.

This research presents two unique designs for the CRAFT Lightweight cipher - Serial and Unrolled - both aimed at boosting performance. The Serial architecture reduces the area consumption by 15.72% compared to the iterative architecture of PRESENT. The Unrolled architecture, on the other hand, reduces the latency to 16, effectively doubling the throughput rate at 100MHz compared to the iterative architecture of PRESENT. Additionally, the Unrolled architecture reduces energy per bit by 47.89% compared to the iterative architecture of PRESENT. To the best of our knowledge, the Serial architecture establishes a new record for area efficiency on an FPGA configured with a 64-bit block and 128-bit key. These proposed architectures are therefore highly suitable for environments with IoT devices.

Future work could involve investigating the application of these proposed architectures in real-world IoT devices and measuring their performance. Additionally, implementing these architectures on ASICs could further reduce area consumption.

References

- [1] F. Meneghello, M. Calore, D. Zucchetto, M. Polese, A. Zanella, Iot: Internet of threats? A survey of practical security vulnerabilities in real iot devices, IEEE Internet Things J. 6 (5) (2019) 8182–8201. doi:10.1109/JIOT.2019.2935189.
- [2] D. Swessi, H. Idoudi, A survey on internet-of-things security: Threats and emerging countermeasures, Wirel. Pers. Commun. 124 (2) (2022) 1557– 1592. doi:10.1007/S11277-021-09420-0.
- [3] K. Mohajerani, R. Haeussler, R. Nagpal, F. Farahmand, A. Abdulgadir, J. Kaps, K. Gaj, FPGA benchmarking of round 2 candidates in the NIST lightweight cryptography standardization process: Methodology, metrics, tools, and results, IACR Cryptol. ePrint Arch. (2020) 1207. URL https://eprint.iacr.org/2020/1207
- [4] A. Bogdanov, L. R. Knudsen, G. Leander, C. Paar, A. Poschmann, M. J. B. Robshaw, Y. Seurin, C. Vikkelsoe, PRESENT: an ultralightweight block cipher, in: P. Paillier, I. Verbauwhede (Eds.), Cryptographic Hardware and Embedded Systems CHES 2007, 9th International Workshop, Vienna, Austria, September 10-13, 2007, Proceedings, Vol. 4727 of Lecture Notes in Computer Science, Springer, 2007, pp. 450–466. doi:10.1007/978-3-540-74735-2_31. URL https://doi.org/10.1007/978-3-540-74735-2_31
- [5] J. Guo, T. Peyrin, A. Poschmann, M. J. B. Robshaw, The LED block cipher, in: B. Preneel, T. Takagi (Eds.), Cryptographic Hardware and Embedded Systems CHES 2011 13th International Workshop, Nara, Japan, September 28 October 1, 2011. Proceedings, Vol. 6917 of Lecture Notes in Computer Science, Springer, 2011, pp. 326–341.

- doi:10.1007/978-3-642-23951-9_22.
- URL https://doi.org/10.1007/978-3-642-23951-9_22
- [6] S. Banik, A. Bogdanov, T. Isobe, K. Shibutani, H. Hiwatari, T. Akishita, F. Regazzoni, Midori: A block cipher for low energy, in: T. Iwata, J. H. Cheon (Eds.), Advances in Cryptology ASIACRYPT 2015 21st International Conference on the Theory and Application of Cryptology and Information Security, Auckland, New Zealand, November 29 December 3, 2015, Proceedings, Part II, Vol. 9453 of Lecture Notes in Computer Science, Springer, 2015, pp. 411–436. doi:10.1007/978-3-662-48800-3_17. URL https://doi.org/10.1007/978-3-662-48800-3_17
- [7] L. Li, B. Liu, H. Wang, Qtl: A new ultra-lightweight block cipher, Microprocessors and Microsystems 45 (2016) 45–55. doi:10.1016/j.micpro.2016.03.011.
- [8] S. Banik, S. K. Pandey, T. Peyrin, Y. Sasaki, S. M. Sim, Y. Todo, GIFT: A small present towards reaching the limit of lightweight encryption, in: W. Fischer, N. Homma (Eds.), Cryptographic Hardware and Embedded Systems CHES 2017 19th International Conference, Taipei, Taiwan, September 25-28, 2017, Proceedings, Vol. 10529 of Lecture Notes in Computer Science, Springer, 2017, pp. 321–345. doi:10.1007/978-3-319-66787-4_16.
 - $URL\; \texttt{https://doi.org/10.1007/978-3-319-66787-4_16}$
- [9] C. Beierle, G. Leander, A. Moradi, S. Rasoolzadeh, CRAFT: lightweight tweakable block cipher with efficient protection against DFA attacks, IACR Trans. Symmetric Cryptol. 2019 (1) (2019) 5–45. doi:10.13154/TOSC.V2019.I1.5-45.
- [10] Y. Guo, L. Li, B. Liu, Shadow: A lightweight block cipher for iot nodes, IEEE Internet Things J. 8 (16) (2021) 13014–13023. doi:10.1109/JIOT.2021.3064203.
- [11] J. Yang, L. Li, Y. Guo, X. Huang, DULBC: A dynamic ultralightweight block cipher with high-throughput, Integr. 87 (2022) 221– 230. doi:10.1016/J.VLSI.2022.07.011.
- [12] X. Huang, L. Li, J. Yang, IVLBC: an involutive lightweight block cipher for internet of things, IEEE Syst. J. 17 (2) (2023) 3192–3203. doi:10.1109/JSYST.2022.3227951.
- [13] Y. Belkheyar, J. Daemen, C. Dobraunig, S. Ghosh, S. Rasoolzadeh, Bipbip: A low-latency tweakable block cipher with small dimensions, IACR Trans. Cryptogr. Hardw. Embed. Syst. 2023 (1) (2023) 326–368. doi:10.46586/TCHES.V2023.I1.326-368.
- [14] Q. Song, L. Li, X. Huang, Lelbc: A low energy lightweight block cipher for smart agriculture, Internet of Things 25 (2024) 101022. doi:10.1016/j.iot.2023.101022.
- [15] A. A. Zakaria, A. H. Azni, F. Ridzuan, N. H. Zakaria, M. Daud, Systematic literature review: Trend analysis on the design of lightweight block cipher, J. King Saud Univ. Comput. Inf. Sci. 35 (5) (2023) 101550. doi:10.1016/J.JKSUCI.2023.04.003.
- [16] C. A. Lara-Nino, A. Diaz-Perez, M. Morales-Sandoval, Lightweight hardware architectures for the present cipher in FPGA, IEEE Trans. Circuits Syst. I Regul. Pap. 64-I (9) (2017) 2544–2555. doi:10.1109/TCSI.2017.2686783.
- [17] J. G. Pandey, T. Goel, A. Karmakar, Hardware architectures for PRESENT block cipher and their FPGA implementations, IET Circuits Devices Syst. 13 (7) (2019) 958–969. doi:10.1049/IET-CDS.2018.5273.
- [18] K. Shahbazi, S. Ko, Area-efficient nano-aes implementation for internetof-things devices, IEEE Trans. Very Large Scale Integr. Syst. 29 (1)

- (2021) 136-148. doi:10.1109/TVLSI.2020.3033928.
- [19] L. Li, J. Feng, B. Liu, Y. Guo, Q. Li, Implementation of PRINCE with resource-efficient structures based on fpgas, Frontiers Inf. Technol. Electron. Eng. 22 (11) (2021) 1505–1516. doi:10.1631/FITEE.2000688.
- [20] R. Bharathi, N. Parvatham, Light-weight present block cipher model for iot security on fpga., Intelligent Automation & Soft Computing 33 (1) (2022) 35–49. doi:10.32604/iasc.2022.020681.
- [21] J. Yang, L. Li, X. Huang, Low area and high throughput hardware implementations for the lilliput cipher, International Journal of Circuit Theory and Applications (2023). doi:10.1002/cta.3892.
- [22] Z. Bao, J. Guo, S. Ling, Y. Sasaki, Peigen–a platform for evaluation, implementation, and generation of s-boxes, IACR Transactions on Symmetric Cryptology (2019) 330–394doi:10.46586/tosc.v2019.i1.330-394.
- [23] J. Feng, Y. Wei, F. Zhang, E. Pasalic, Y. Zhou, Novel optimized implementations of lightweight cryptographic s-boxes via sat solvers, IEEE Transactions on Circuits and Systems I: Regular Papers (2023) 1– 14doi:10.1109/tcsi.2023.3325559.
- [24] M. S. Turan, K. McKay, D. Chang, L. E. Bassham, J. Kang, N. D. Waller, J. M. Kelsey, D. Hong, Status report on the final round of the nist lightweight cryptography standardization process (2023). doi:10.6028/nist.ir.8454.
- [25] A. Xilinx, Ultrafast design methodology guide for xilinx fpgas and socs: Super logic region (2022).