

Laboratory Exercise 4

Input/Output Organization

The purpose of this exercise is to investigate the use of devices that provide input and output capabilities for a processor. We will examine both the program-controlled polling I/O technique and the interrupt-driven approach. We will make use of parallel port interfaces in the DE-series Basic Computer system implemented on an Altera DE-series board. The background knowledge needed to do this exercise can be acquired from the tutorials: *Introduction to the Altera Nios II Soft Processor* and *Basic Computer System for Altera DE-series Board*.

The parallel port interfaces in the DE-series Basic Computer were generated by using Altera's Qsys Tool (which we will use in Lab 5). A parallel port provides for data transfer in either input or output direction. In the Qsys Tool a parallel port is implemented in the form of a *PIO (Parallel Input/Output)* component. The transfer is done in parallel and it may involve from 1 to 32 bits. The number of bits, n , and the type of transfer are specified by the user through the Qsys Tool (at the time a Nios II based system is being designed). The PIO interface can contain the four registers shown in Figure 1.




Figure 1. Registers in the PIO interface.

Each register is n bits long. The registers have the following purpose:

- *Data* register holds the n bits of data that are transferred between the PIO interface and the Nios II processor. It can be implemented as an input, output, or a bidirectional register by the Qsys Tool.
- *Direction* register defines the direction of transfer for each of the n data bits when a bidirectional interface is generated.

- *Interrupt-mask* register is used to enable interrupts from the input lines connected to the PIO.
- *Edge-capture* register indicates when a change of logic value is detected in the signals on the input lines connected to the PIO.

Not all of these registers are generated in a given PIO interface. For example, the *Direction* register is included only when a bidirectional interface is specified. The *Interrupt-mask* and *Edge-capture* registers are included only if interrupt-driven input/output is used.

The PIO registers are accessible as if they were memory locations. Any base address that has the four least-significant bits equal to 0 can be assigned to a PIO (at the time it is implemented by the Qsys Tool). This becomes the address of the *Data* register. The addresses of the other three registers have offsets of 4, 8, or 12 bytes (1, 2, or 3 words).

The DE-series Basic Computer includes several PIOs that are configured for various uses. The details of these PIOs are described in the *Basic Computer System for Altera DE-series Board* tutorial.

The application task in this exercise consists of adding together a set of signed 8-bit numbers that are entered via the slider switches on the DE-series board. The resulting sum is displayed on the LEDs and 7-segment displays.

Part I

Use 8 slider switches, SW_{7-0} , as inputs for entering numbers. Use the green lights, *LEDG*, to display the accumulated sum. All of these components are connected via parallel ports in the DE-series Basic Computer.

Implement the desired task using the Nios II assembly language, as follows:

1. Write a Nios II assembly-language program that reads the contents of the switches, adds this number to a sum that is being accumulated, and displays the sum on the green LEDs.
2. Create a new directory, *lab4_part1*. Put your program, *lab4_part1.s*, into this directory.
3. Use the *Altera Monitor Program* to create a new project, *part1*, in this directory. Select your program and download the DE-series Basic Computer into the FPGA device on the DE-series board. Choose SDRAM as the memory that your program will use. Assemble and download your program.
4. Single-step through the program and verify its correctness by inputting several numbers. Note that single-stepping through the program will allow you change the input numbers without reading the same number multiple times.

Part II

In this part, we want to add the ability to run the application program continuously and control the reading of new numbers by including a pushbutton switch which is activated by the user when a new number is ready to be read. The desired operation is that the user provides the next number by setting the slider switches accordingly and then pressing a pushbutton switch, *KEY₁*, to indicate that the number is ready for reading.

To accomplish this task it is necessary to implement a mechanism that monitors the status of the circuit used to input the numbers. A commonly-used I/O scheme is to use a *status flag* which is originally cleared to 0. This flag is then set to 1 as soon as the I/O device interface is ready for the next data transfer. Upon transferring the data, the flag is again cleared to 0. Thus, the processor can *poll* the status flag to determine when an I/O data transfer can be made.

In our case, the I/O device is the user who manually sets the slider switches. The I/O interface is a parallel port in the DE-series Basic Computer. To provide a status flag, we will use the Pushbutton Parallel Port, in which bit position b_1 is connected to KEY_1 .

Perform the following steps:

1. Create a new project in a new directory for this part.
2. Modify your application program from Part I to accept a new number when the pushbutton switch is pressed. This action will set the “status flag” bit in the *edge-capture* register to 1. After adding the number to the accumulated sum, your program has to clear the flag by writing a 0 into the *edge-capture* register.
3. Download and run your program to demonstrate that it works properly. The program should run continuously and a new number should be added each time the pushbutton switch KEY_1 is pressed.

Part III

In the previous parts the accumulated sum was displayed on the green LEDs. Now, augment your design to display this sum as a hexadecimal number on the 7-segment displays HEX3-HEX0. Note that the 7-segment displays are also connected to a parallel port in the DE-series Basic Computer.

Part IV

Perform the same task by using interrupts instead of polling. An interrupt request has to be raised whenever the pushbutton KEY_1 is pressed. The interrupt service routine has to compute and display the accumulated sum. The main program has to set up all registers necessary to process interrupts and then wait in an infinite loop. The following description gives an overview of the interrupt scheme used in our system.

Interrupts in the DE-series Basic Computer

In the DE-series Basic Computer, memory address 0x20 is the interrupt location. This means that when an external interrupt request is received, the Nios II processor will automatically execute the instruction stored at memory address 0x20. The processor performs this action also if an internal exception occurs, such as dividing by zero or encountering a software **trap** instruction.

One of the I/O peripherals that can raise interrupts is the *Pushbutton-switch Parallel Port*. It raises an interrupt request when a pushbutton key is pressed, if the corresponding bit in its *Interrupt-mask* register is set to 1. It also records the occurrence of a change in the signal generated by the pushbutton by setting to 1 the corresponding bit in the *Edge-capture* register.

Note that it is necessary to enable interrupts in three different places: the I/O device interface (*Interrupt-mask* register in a PIO), the control register *ctl3* (*ienable*), and the control register *ctl0* (*status*).

Each I/O peripheral is assigned an IRQ (Interrupt Request) number, which is used to identify the source of an interrupt request. For the Pushbutton Port, the IRQ number is 1, which means that bit b_1 in the Nios II control register 4 will be set to 1 whenever some pushbutton key is pressed and the corresponding interrupts are enabled. The control register 4 can be accessed in an assembly-language program as either *ctl4* or *ipending*.

A detailed explanation of Nios II interrupts is given in the tutorials: *Introduction to the Altera Nios II Soft Processor* and *Basic Computer System for Altera DE-series Board*.

Preparation

Your preparation should include the assembly-language programs for Parts I to IV.