A 5.1pJ/Neuron 127.3us/Inference RNN-based Speech Recognition Processor using 16 Computing-in-Memory SRAM Macros in 65nm CMOS

Ruiqi Guo¹, Yonggang Liu¹, Shixuan Zheng¹, Ssu-Yen Wu², Peng Ouyang³, Win-San Khwa², Xi Chen¹, Jia-Jing Chen², Xiudong Li³, Leibo Liu¹, Meng-Fan Chang², Shaojun Wei¹, Shouyi Yin^{1*}

¹Tsinghua University, Beijing; ²National Tsing Hua University, Hsinchu; ³TsingMicro Tech, Beijing; *yinsy@tsinghua.edu.cn

Abstract

This work presents a 65nm CMOS speech recognition processor, named Thinker-IM, which employs 16 computing-in-memory (SRAM-CIM) macros for binarized recurrent neural network (RNN) computation. Its major contributions are: 1) A novel digital-CIM mixed architecture that runs an output-weight dual stationary (OWDS) dataflow, reducing 85.7% memory accessing; 2) Multi-bit XNOR SRAM-CIM macros and corresponding CIM-aware weight adaptation that reduces 9.9% energy consumption in average; 3) Predictive early batch-normalization (BN) and binarization units (PBUs) that reduce at most 28.3% computations in RNN. Measured results show the processing speed of 127.3us/Inference and over 90.2% accuracy, while achieving neural energy efficiency of 5.1pJ/Neuron, which is 2.8× better than state-of-the-art.

Introduction

Ultra-low energy consumption is critical for speech recognition processor to improve battery's lifetime of mobile and wearable devices. Recently, computing-in-memory (CIM) techniques show great potentials in low-energy neural network computation. However, previous works [1, 2] focus on macrolevel CIM design and only demonstrate the basic computations in CONV and FC layers. When integrating SRAM-CIM techniques in a full-functional RNN-based speech recognition processor, some challenges exist (Fig. 1). 1) Since the weights are fixed on several SRAM-CIM macros, a dedicated computing dataflow and corresponding architecture is required for CIM-based RNN engine. 2) Since RNNs are sensitive to bit precision of intermediate results, SRAM-CIM macros that supports multi-bit bit-line outputs are required. 3) Since RNN iterations are quite time-consuming, some unnecessary operations need to be eliminated. To the best of our knowledge, Thinker-IM is the first digital-CIM mixed processor for speech recognition. The major contributions are: 1) An OWDS architecture to maximize parallelism and data reuse of SRAM-CIM macros array; 2) SRAM-CIM macros with serial-phase triple sensing controller to support 3-bit outputs and weight adaptation to redistribute the BL currents; 3) An aggressive predictive execution mechanism and corresponding PBUs to reduce the operations of binary RNN inferences.

CIM-based RNN engine with OWDS dataflow

Fig. 2 shows the overall architecture including digital front-end, CIM-based RNN engine and decoder. In digital front-end, 25ms audio frames enter VAD, FFT, mel-filter and compressed quantization unit serially to generate 256-dimentional binary speech features, which are the inputs of RNN processing. The CIM-based RNN engine mainly contains 16 64×64b SRAM-CIM macros connected in parallel and a PBU. Each bitline (BL) of 16 SRAM macros complete MAC operations in full parallel and the corresponding BLs are connected to a 16-input adder tree. Therefore, weights are fixed in SRAM cells and outputs are fixed in adder trees, which forms the OWDS dataflow. Compared to pure weight-stationary dataflow, OWDS reduces 85.7% memory accessing. In each RNN iteration, 64 output neurons are regarded as a group. Weights of each output neuron are split and stored in cells on the same BL of 16 macros, and input data (IN) is converted into wordline (WL) activation.

Every 4 adjacent WLs are activated simultaneously in each cycle. Therefore, 64b-IN are scattered along 4 WLs by 16 parallel macros. After that, each of the 64 adder trees receives 16 3b outputs from 16 macros and produces 16b Psum. The PBU accumulates 16b-Psums for 64 output neurons and conducts predictive execution of RNN. After RNN inference, the decoder generates final recognition result.

3b-output SRAM-CIM and CIM-aware weight adaptation Fig. 3 shows the area-efficient 3b-output XNOR SRAM-CIM macro. In XNOR operation, WLL=1 represents IN=1 and WLR=1 represents IN=-1. When a WLL or WLR is activated, the read current of each activated memory cell represents the input-weight-product (IWP=IN×W). An IWP=1 cell generates a charging current (I_{MC-C}) on BL, an IWP=-1 cell generates a discharging current (I_{MC-D}) on BL. With a voltage-divider type sensing scheme, the BL voltage (V_{BL}) is the MAC value which refers to the summation of 4 IWPs. Serial-phase triple sensing controller (TSC) selects reference voltages (V_{REF1}~V_{REF3}) with the front sensing result and controls a voltage sense amplifier (VSA). The VSA compares V_{BL} with V_{REF1}~V_{REF3} in three sequential sensing phases to generate 3b MAC output without increased area. To sense V_{BL} with enough margins, I_{MC-C} and I_{MC-D} are set as I_{MC-D}>>I_{MC-C}, which means energy consumed when IWP=-1 is larger than that of IWP=1. To reduce the energy of BL accumulating, a CIM-aware RNN training flow is proposed to adapt weights to increase the occurrence of IWP=1. A regularizer which includes the summation value of RNN outputs is added to the loss function for training. As minimizing the loss function, the ratio of IWP=1 is increased. It achieves average 9.9% energy reduction with over 90.2% speech recognition accuracy on various benchmarks.

Predictive early BN and binarization mechanism

Fig. 4 shows the predictive binarization technique fused with BN to reduce the operation count in RNN iterations. Binarization means comparing the final neuron output with zero. If an intermediate accumulation result is large enough, which exceeds the upper bound of remaining accumulations (exact threshold), the binarized result can be early determined without error. Due to the fault-tolerant nature in RNN, a portion of neurons (Nex) which are exactly predicted is enough to guarantee the final recognition accuracy. Therefore, the exact threshold can be relaxed to an aggressive threshold. The aggressive threshold and N_{ex} are determined by offline training. When fused with BN, the exact and aggressive threshold are revised by a bias (V_{TH0}). The PBU contains 64 predict lanes, a 64-input adder tree and a comparator. Each lane includes 3 comparators, an accumulator and a look-up-table (LUT) providing predictive parameters. Each lane accumulates Psums from the adder tree in RNN engine and predicts binary result by exact threshold first. The 64-input adder tree counts the number of exact predicted neuron (NumL). When NumL> N_{ex} , the current RNN iteration is stopped and the rest neurons are predicted by aggressive threshold. With over 90.2% accuracy, 24.5% computations can be reduced on average.

Measurement results

Thinker-IM is fabricated in a 65 nm CMOS technology with 6.2mm² die area. Fig. 5 shows measurement results and the

comparison with state-of-the-art. The average recognition accuracy is 92.4% on three benchmarks. Due to SRAM-CIM technique, the peak area efficiency and arithmetic energy efficiency are 156GOPs/mm² and 11.7TOPS/W, which are at least $4.6\times$ and $1.2\times$ better than previous works [3-5], respectively. Varying supply voltage and frequency, the minimal energy consumed per neuron and per inference are 5.1pJ and 3.36uJ, outperforming [4, 5] by over $2.8 \times$ and $1.9 \times$, respectively. The improvements mainly result from the reduced




Fig. 1. Challenges in CIM-based speech recognition processor.




Fig. 2 Top-level architecture and OWDS dataflow.




Fig. 3 3b-output CIM macro and weight adaptation method.

memory accessing by OWDS dataflow and the low current oriented weights adaptation for CIM macros. Benefited from the aggressive predictive execution, the minimum latency per inference is 127.3us, which is more than 3.9× shorter than state-of-the-art. Fig. 6 shows the chip photograph and summary.

References

- [1] W. Khwa, et al., ISSCC, 2018. [3] M. Price, et al., ISSCC, 2017.
- [2] S. Gonugondla, et al, ISSCC, 2018.
- [4] S. Bang, et al., ISSCC, 2017.
- [5] S. Yin, et al. VLSI Symp., 2018.




Fig. 4 Predictive execution mechanism and PBU.




Fig. 5 Measurement results and comparison.

Chip Summary		g and a second		
Process	65nm CMOS	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
Supply Voltage	0.9 - 1.1V			
Frequency	5 - 75MHz			
Core Size	3.1×2mm ²	Demo System Board	Chip Board	
Die Size	3.7×2.6mm ²	3.7mm		
Logic Gates (NAND2)	1M		VAD &	
SRAM Capacity	10KB		FFT & Mel Filter	
SRAM-CIM Macro Capacity	16×4Kb	RNN Engine	Compressed Quantization Unit	
Latency per Inference	127.3us - 1.91ms	Dec	granti Talanti	
Energy per Inference	3.36uJ - 49.2uJ		52	
Energy per Neuron	5.1 - 148.2 pJ/Neuron		Decoder 5	
Arithmetic Energy Efficiency	6.45 - 11.7 TOPS/W		a comment	
(a) Chip Summary		(b) Chip Phot	(b) Chip Photograph	

Fig. 6 Chip summary and photograph.