

HL55FGEF16KX32CDC

64K Bytes

Flash Macro Datasheet

Customization for computing in memory

Version 0.1

Contents

| | | |
|-------|--|----|
| 1 | Overview | 3 |
| 2 | Flash Macro Symbol..... | 4 |
| 3 | PIN Description..... | 5 |
| 4 | Memory Configuration | 6 |
| 5 | Operation Mode..... | 7 |
| 5.1 | Customized Operation for computing in memory..... | 7 |
| 5.2 | Write Operation | 8 |
| 5.2.1 | Writing Page Latches | 8 |
| 5.2.2 | Clear Page Latches..... | 8 |
| 5.2.3 | Non-Volatile Modes..... | 9 |
| 6 | Power Mode | 10 |
| 7 | Test Mode..... | 12 |
| 8 | Circuit Integration Guideline..... | 13 |
| 9 | DC Specification | 14 |
| 10 | AC Specification | 15 |
| 10.1 | Customized computing in memory mode..... | 16 |
| 10.2 | High Voltage Cycles..... | 17 |
| 10.3 | Write Page Latch Cycles and write all page latches | 18 |
| 10.4 | Set PEP bit or Clear Page Latch Cycles..... | 18 |
| 10.5 | Power Up or Sleep to Active | 19 |
| 11 | Layout Notes..... | 20 |
| 12 | Revision History | 21 |

1 Overview

This document is for Flash Macro (FM) at HLMC 55nm 1.2V/2.5V embedded flash technology. Macro name is HL55FGEF16KX32CDC..

Features

- HV pumps are embedded as parts of FM to support erase/program operation.
- Page size is 256 Bytes.
- Sector size is 2K Bytes.
- Special area size is 1K Bytes.
- 32 bits data-in .
- Less than 1 μ A leakage current.
- **8.2 ms page write time (0.2 ms pre-program + 6.0 ms page erase + 2.0 ms page program).**
- More than 100K cycles' endurance @85°C.
- More than 10 years' data retention @85°C.
- The macro must be placed with the x-axis vertical to the wafer notch.

2 Flash Macro Symbol




Figure 2-1 Flash macro symbol

3 PIN Description

Table 3-1 Flash macro PIN list and description

| PIN Name | In/Out | Signal Type | Description |
|------------|--------|-------------|--|
| Axa | In | CMOS | Supervisory memoryselect address |
| Ra[7:0] | In | CMOS | Row address |
| Pa[5:0] | In | CMOS | Page latch address |
| Din[31:0] | In | CMOS | Data in |
| Pw | In | CMOS | Write page latch clock |
| Aclk | In | CMOS | Synchronous clock for write operation |
| Mode[3:0] | In | CMOS | Operation mode select |
| Seq[1:0] | In | CMOS | Non-Volatile (NV) operation sequence control |
| Pe | In | CMOS | Pump enable |
| Reset | In | CMOS | Macro reset |
| Sleep | In | CMOS | Standby mode enable |
| Pd1 | In | CMOS | Power down switch for trimming register circuitry |
| Pd2 | In | CMOS | Power down switch for FM except trimming register circuitry |
| Ten | In | CMOS | Test mode input, set to '0' when normal operation |
| Tck | In | CMOS | Test mode input, set to '0' when normal operation |
| Tstr | In | CMOS | Test mode input, set to '0' when normal operation |
| Tdi | In | CMOS | Test mode input, set to '0' when normal operation |
| Busy | Out | CMOS | Signal to indicate macro busy in trimming data reload or NV operations |
| Tp | Inout | Analog | Analog input/output when test mode, for wafer sorting use |
| Tdo | Out | CMOS | Test mode output, outputs '0' when normal operation |
| Toe | Out | CMOS | Test mode output, outputs '0' when normal operation |
| VDDH | In | Power | Power |
| VDD | In | Power | Power |
| VSS | In | Ground | Ground |
| WL[255:0] | In | CMOS | Wordline select signal |
| BL[2047:0] | Inout | Analog | Bitline output |

4 Memory Configuration

NM – Normal **M**emory, for customer data/code storage

SM – Supervisory **M**emory, for trimming code and special data storage

Table 4-1 explains the address mapping for flash macro.

Table 4-1 Address mapping for flash macro

| Axa | Ra[8:0] | Row | Sector | Bulk |
|------|---------|------------|-----------|------|
| 1'b1 | 8'h03 | SM row 0~3 | | |
| | ⋮ | | | |
| | 8'h00 | | | |
| 1'b0 | 8'hFF | NM row 255 | Sector 31 | Bulk |
| | ⋮ | ⋮ | | |
| | 8'h1F8 | NM row 248 | | |
| | ⋮ | ⋮ | ⋮ | |
| | 8'h07 | NM row 7 | Sector 0 | |
| | ⋮ | ⋮ | | |
| | 8'h00 | NM row 0 | | |

There are 256 rows and 256 Bytes on a row. A sector is defined as 8 NM rows, which enables erase/program of a group of rows. The internal FM addresses are divided into row addresses Ra[7:0], and page latch addresses Pa[5:0].

There are 4 rows in the supervisory memory. A special address Axa is used to enable SM rows while the Ra[1:0] address is used to select one of 4 special rows. They are not affected by any sector, bank operations.

5 Operation Mode

Several operation modes of FM can be accessible by setting Mode[3:0] inputs and other signals as shown in various timing diagrams. The mode control truth table is presented below

Table 5-1 FM operation mode

| Mode[3:0] | Description |
|-----------|---|
| 0000 | Normal mode, customization for computing in memory |
| 0001 | Clear page latches |
| 0010 | Set page-write-all bit for filling all page buffers with a single Byte write, will be cleared after any other mode. |
| 0011 | Unused |
| 0100 | Reserved for trimming data reload |
| 0101 | Unused |
| 0110 | Reserved for test mode operation |
| 0111 | Set PEP (pre-program) bit for soft pre-program of all selected memory cells, will be cleared after any program cycle automatically. |
| 1000 | Erase page (or row) |
| 1001 | Erase all pages in a sector |
| 1010 | Erase all pages in a bank except in SM |
| 1011 | Erase bulk all pages except in SM |
| 1100 | Program page (or row) |
| 1101 | Program all pages in a sector |
| 1110 | Program bank all even/odd pages, Ra[0] to select even or odd pages |
| 1111 | Program bank all pages |

5.1 Customized Operation for computing in memory

The customized operation mode is entered when a read mode of '0000' and sequence of '00' is set on the input Mode[3:0] and Seq[1:0]. **WL[255:0] is used to select the active rows for computing in memory**, while the BL[2047:0] give the output signal of each column. Except for read mode, the WL[255:0] should be connected to the TieLow.

5.2 Write Operation

Write operation in a non-volatile (NV) memory includes 5 required steps.

1. Pre-Program the selected memory location to all pseudo '1'.
2. Erase the selected memory location to all '0'.
3. Clear page latches.
4. Write data into the corresponding page latch/latches.
5. Program page latch contents into memory location.
6. Repeat 3~5 if program unit is smaller than erase unit.

When a memory location is erased, the data would be '0'. When the location is programmed, the data would be '1'. An erased location ('0') can be changed to '1' using program operation. But a programmed location ('1') cannot be changed to '0' using program operation. Therefore, the erase step is always needed for a new write to occur.

5.2.1 Writing Page Latches

Page latches can be imagined as **one page of SRAM** that temporarily hold data before they are programmed into the non-volatile memory. Writing into page latches is an operation that is not controlled by Aclk. It is controlled by an input signal Pw. Though there will be as many page latches as there are Bytes/columns in a page, page addresses (Pa) are used for addressing page latches. Please refer to figure 10-3. for the timing diagram of "Writing Page Latches".

Besides write page latches one by one, one write page latch cycle, to fill all page latches with the same data, is available after setting mode "0010".

Clear page latches should be executed and quit by toggling Aclk before this mode. In one write page latch cycle, besides write page latches one by one, when mode set as "0000" by Aclk. Also it's available that filling all page latches with the same data after setting mode "0010" by Aclk.

5.2.2 Clear Page Latches

Different with writing page latches, clear page latches is controlled by Aclk. This mode is entered by setting mode "0001". Seq[1:0] input should be "00". Page latch data will be cleared in one Aclk cycle. Please refer to figure10-4. for the timing diagram of "Clear Page Latches".

5.2.3 Non-Volatile Modes

The non-volatile operations are the program and erase operations. Each operation has to go through Seq sequence 1 → 2 → 3 → 0. When FM is doing NV operation, Busy signal would be set to “1” at seq sequence “1”. When operation is done, Busy signal will set “0” at seq sequence “0”. These are long operations where the time required to complete them is in the order of **milliseconds**. This sequencing takes the device through the required high voltage cycles that will erase or program a memory location. Pe signal is used in one of the step, which also switches on the positive and negative pump to provide the high voltages to the macro. Please refer to Figure 10- for the timing diagrams of “High Voltage Cycles”.

Erase Page (or Row):

Erase all data of the selected page.

Erase Sector:

Erase all data of the selected sector except for the SM.

Erase Bank:

Erase all data of the selected bank except for the SM.

Erase Bulk:

Erase data of the entire bulk except for the SM.

Program Page:

Program the selected page with page latch data.

Program Sector:

Program the selected sector except for the SM with page latch data.

Program Bank Even/Odd Pages:

Program bank all even (Ra[0]=0)/odd (Ra[0]=1) pages except for the SM with page latch data.

Program bank:

Program one bank except for the SM with page latch data.

Pre-program:

Program all selected locations to pseudo ‘1’ status from previously erase or program mode.

To execute pre-program operation, the following two steps are required:

- 1) Set PEP bit (mode “0111”);
- 2) Program (mode “11xx”) selected locations with HV duration in time of hundreds of micro seconds.

Note: It is prohibited to program the same page once more after erase followed by the first program.

6 Power Mode

The FM supports multiple power modes as follows:

Hibernate-1 Mode: This is an ultra-low power mode, which tuning off the power of entire FM. The leakage current during this mode is denoted by I_{lkg-1} . The startup timing from Hibernate-1 mode is shown in figure10-5.

Hibernate-2 Mode: In this mode, FM is powered off except trimming register circuitry. Trimming codes are retained and no further trimming data reload operations are needed. The leakage current during this mode is denoted by I_{lkg-2} . The startup timing from hibernate-2 mode is shown in figure10-5.

Reset Mode: This mode is to initialize FM. Reset operation is needed after power up, or after exiting from Hibernate-1, or exiting from Hibernate-2 with Hibernate-1 or Power off prior to it.

Sleep Mode: This is a low power mode, FM is powered ON but no circuitry active. The sleep current is denoted by I_{sb} . The wakeup from sleep timing is shown in figure10-5.

Idle Mode: In this mode, the macro is ready to do a read or NV operation immediately while the A_{clk} is not toggling. The current in this mode is denoted by I_{cc0} .

Active Mode: **Active customized Read mode** is the mode in which the macro is doing computing in memory operations. The current is denoted by I_{cc2} . **Active Page Write mode** is the mode in which the macro is doing page write operations. The current is denoted by I_{cc3} . **Active NV operation mode** is the mode in which the macro is doing program/erase operations. The current is denoted by I_{cc4} .




Figure 6-1 Power mode transition

Note [1]: In power off mode, its value is uncertainty.

Note [2]: '0' stands for logic '0' in VDD power domain, '1' stands for logic '1' in VDD power domain, 'Hi-Z' stands for Hi-Z status in VDD power domain.

Note [3]: Dout=0/1 when OE=1, or Dout=Hi-Z when OE=0.

Note [4]: Under user mode.

Note [5]: Dout=0 when OE=1, or Dout=Hi-Z when OE=0.

7 Test Mode

Various test modes are supported and accessible through Ten, Tck, Tstr, Tdi, Tdo and Toe pins. When Ten is high, FM test mode is activated. Tester can interface with FM through Tck, Tstr, Tdi, Tdo, Toe and Tp in test mode.

Tck is test mode clock. Tstr is test command strobe enable signal. Tdi is test mode data input. Tdo is test mode data output. Toe indicates test data output valid or not. Besides these, Tp is an analog input/output pin to pass through several of analog signals.

Test mode operation is to be used for flash test only. **Pd1 and Pd2 should be set to '0' and** Customer need to ensure the accessible of these pins through **Chip Probing (CP)** test. Section 8 introduces the guideline of how connecting these pins the IO and/or user logic.

8 Circuit Integration Guideline

Figure 8-2 is showing the general integration guideline of the FM. It is to be noticed that the output drive capability of Tdio IO has high relationship to CP test time. We would recommend the drive capability of Tdio IO output speed no less than 20MHz. Regarding the TP PAD, the requirement of ESD protection capability is not too high since PAD bounding is not necessary.




Figure 8-2 Circuit integration guideline

Note1:

Tp is the test pin of FM which is used to monitor Flash characters during testing. It can be negative voltage during test, **antenna** diode is not allowed on it. Basic ESD protection capability has been implemented in it. **It is not allowed** to have ESD protection circuit outside of the IP.

9 DC Specification

Table 9-1 Recommended operation condition

| Symbol | Description | Spec | | | Units |
|--------|--------------------------------------|------|-----|------|-------|
| | | Min | Typ | Max | |
| Ta | Operation ambient temperature range | -40 | 25 | 85 | °C |
| Tj | Operation junction temperature range | -40 | 25 | 100 | °C |
| VDD | External power supply | 1.08 | 1.2 | 1.32 | V |

Table 9-2 FM DC specification

| Symbol | Description | Spec | | | Units |
|--------------------|--|------|-----|-----|-----------------------------|
| | | Min | Typ | Max | |
| I _{lkg_1} | Leakage Current Pd1 = 1, Pd2 = 1 All other inputs are stable CMOS levels. | | | 1 | μA |
| I _{lkg_2} | Leakage Current Pd1 = 0, Pd2 = 1 All other inputs are stable CMOS levels. | | | 30 | μA |
| I _{sb} | Standby Current Pd1=0, Pd2=0, Sleep=1, Aclk=0 All other inputs are stable CMOS levels. | | | 10 | μA T _j =25°C |
| | | | | 40 | μA T _j =100°C |
| I _{cc0} | Idle Current, customized mode Sleep=0, Aclk=0, All other inputs not toggling and at CMOS levels. | | | 15 | uA |
| I _{cc3} | Page Write Current (exclude page-write-all mode) | | | 2 | mA |
| I _{cc4} | Page Program/Erase Current | | | 3 | mA |

10 AC Specification

Table 10-2 FM AC specifications

| Symbol | Description | Specification | | | Units |
|---------------------|--|---------------|-----|---------|-------|
| | | Min | Typ | Max | |
| Taw | Aclk clock high pulse time | 10 | | | ns |
| Tawl | Aclk clock low pulse time | 10 | | | ns |
| Tas | Address/Mode/Seq Setup to Aclk rising | 2.0 | | | ns |
| Tah | Address/Mode/Seq Hold to Aclk rising | 2.0 | | | ns |
| Twcy | Write Cycle time Pw to Pw | 40 | | | ns |
| Tw | Pw clock high pulse width | 16 | | | ns |
| Twl | Pw clock low pulse time (32bit) | 16 | | | ns |
| Tpas | Page buffer address setup to Pw rising | 3.0 | | | ns |
| TPah | Page buffer address hold from Pw falling (32bit) | 3.0 | | | ns |
| Tds | Data setup to Pw falling | 16 | | | ns |
| Tdh | Data hold from Pw falling (32bit) | 3.0 | | | ns |
| Ts1 | Sequence 1 cycle time | 15 | | | μs |
| Ts2p | Aclk rising to Pe rising setup time | 5 | | | μs |
| Tbw | Busy time when Mode=4'b0100 | | | 100*Tcy | - |
| Tpe ^[1] | Pe high pulse width when Mode=4'b1000 | 5.7 | 6.0 | 6.3 | ms |
| | Pe high pulse width when Mode=4'b1100 | 1.9 | 2.0 | 2.1 | ms |
| | Pe high pulse width when pre-program | 190 | 200 | 210 | μs |
| Tps3 | Pe falling to Aclk rising setup time | 60 | | | μs |
| Ts3 | Sequence 3 cycle time | 5 | | | μs |
| Ts0 | Sequence 0 cycle time | 6 | | | μs |
| Tpd12 | Pd1 falling to Pd2 falling time | 0 | | | μs |
| Tpd1f | Pd1 falling to Reset falling time | 3 | | | μs |
| Tpd2f | Pd2 falling to Reset falling time | 3 | | | μs |
| Tpd2s | Pd2 falling to Sleep falling time | 6 | | | μs |
| Trw | Reset high pulse width time | 100 | | | ns |
| Trcs ^[2] | Reset falling to Aclk rising time | Tps3 | | | - |
| | Reset falling to Aclk rising time | 1 | | | μs |

Note [1]: Erase/Program time for sector/bank/bulk need to increase 200 us.

Note [2]: Minimum Tps3 is required to discharge internal high voltage if reset from NV operation.

10.1 Customized computing in memory mode




Figure 10-1 customization read cycles

10.2 High Voltage Cycles




Figure 10-2 HV cycles

10.3 Write Page Latch Cycles and write all page latches




Figure 10-3 Write page latch cycles or Write all page latches

10.4 Set PEP bit or Clear Page Latch Cycles




Figure 10-4 Set PEP bit or Clear page latch cycles

10.5 Power Up or Sleep to Active




Figure 10-5 Power up or sleep to active

11 Layout Notes

- 1) The FM is laid out with five inner metal layers.
- 2) It is recommended to route power ring around FM.
- 3) Please pay attention to all the pins which should be connected to power. Considering IR drops, **the metal routing of these pins is required to be wider than the pin width and near the power ring as possible**. Power and ground resistance to PAD should less than 10ohm respectively.
- 4) Metal routing between TP PIN and TP PAD is recommended as: width > 10um, space > 0.5um.
- 5) Since the DNWELL layer is used inside FM, it is not allowed to place any other devices within 6.5um apart from the FM.
- 6) Metal-5 routing over the FM can only be used for dummy metal or power & ground purpose.
- 7) The **metal layout** around the FM must keep >2um space apart from the FM.

12 Revision History

| Version | Description | Date | Author |
|---------|-----------------|------------|--------|
| 0.1 | Initial release | 2020/10/10 | liuh |