Experiment of FPGA

Name:李谨杰 ID:16231235 Table number:27

1. Aim

- 1. Familiar with the use of programmable logic devices (Altera Corporation FPGA Cyclone series EP1C6Q).
- 2. Familiar with the hardware description language VHDL.
- 3. Master the development process of FPGA integrated environment (Altera FPGA Quartus II 9.0).
- 4. Familiar with the working principle of the core target system board and interface circuit and its function module binding information.
- 5, familiar with and master the choice of download line mode and download files.

2. Principle

- 1. Learn and master input and timing and function simulation methods such as text and graphics.
- 2. Learn and be familiar with single module functions such as gate circuit, combination circuit and sequential circuit.
- 3. Learn and design various logic functions of different state machines.
- 4. Learn and design from a single module \rightarrow more functional module integration \rightarrow system integration method.
- 5. learn and choose a variety of mode display (LED display, m-shaped digital tube display, seven-segment digital tube \rightarrow dynamic scanning or static scanning display, LED dot matrix display various static or mobile characters and graphics, and the LCD displays various static or mobile characters and graphics.
- 6. According to your own interests and wishes, you can select or set the function title from the experimental catalog given below.
- 7. the number of experiments is not required, the key is to look at the quality, whether it is self-written, debugged, and realized.

3. Content

- 1. According to the instruction book integrated development environment chapter, the whole process of text programming example 1 and graphic programming example 2 is realized.
- 2. Optional gate circuit, combination circuit, and sequential circuit experiment each complete a logic function, and its implementation scheme is self-defined. When the input and output pins of the FPGA target device are bound, the input pins are bound with high/low level, single pulse, various divided continuous pulses and other signals. The output pins can be bound to LEDs and seven segments. Digital tube, LED dot matrix and other display modes.
- 3. Based on completing the 1-digit decimal counter, the logic function of multi-digit decimal counters such as 2 or 3 can be added and displayed by a multi-digit seven-segment digital tube.
- 4. Display any character, graphic and other information with LED dot matrix.

4. Experiment code and result

1.4-bits binary addr

```
1)Code
library ieee;
                                                       signal q1:std logic vector(3 downto 0);
use ieee.std logic 1164.all;
                                                          begin
use ieee.std logic unsigned.all;
                                                            process(clk,rst)
entity wenben is
                                                               begin
   port(
                                                                 if(clk'event and clk='1')then
          clk:in std logic;
                                                                     q1 \le q1 + 1;
           rst:in std logic;
                                                                 end if;
           q:out std logic vector(3 downto
                                                               end process;
0));
                                                               q \le not q1;
                          end;
                                                     end;
```

architecture b1 of wenben is

2) Pin assignment

Node Name	Location
clk	PIN_P20
rst	PIN_N18
q[3]	PIN_U12
q[2]	PIN_V12
q[1]	PIN_W13
q[0]	PIN_P20

3)Operation

Connect input signal 'clk' to FRQ_Q21 (1Hz) by wire. Give high level to input signal 'rst'. Make sure the mode is '00XX'.

4)Result

LED1-LED2-LED3-LED4 display in the order of '0000','0001','0010','0011'......'1111','0000'....... If I input an reset signal, all LEDs change to '0' level.

2. 2-bit decimal counter

```
1)Code
```

```
library ieee;
                                                    end entity count 100;
use ieee.std logic 1164.all;
use ieee.std_logic_unsigned.all;
                                                    architecture bhy of count 100 is
                                                    signal count: std logic vector(6 downto 0); -
use ieee.std logic arith.all;
                                                    -max 128
entity count 100 is
                                                    signal q1,q2,q3: std logic vector(3 downto 0);
port(
                                                    signal neijin:std logic;
     clk,en,rst:in std logic;
                                                    signal jin: std logic;
                                                    dec<='0';
     seg:out std logic vector(6 downto 0);
     xuan:out std logic vector(7 downto 0);
                                                         begin
     cout:out std logic;
                                                         process(clk)
```

begin

dec:out std logic);

```
if(clk'event and clk='1') then
                                                   seg<="11111111";--0000000
                   count <= count+1;</pre>
                                                                 end case;
                   if(count > 100) then
                                                             end process;
                        count <= "0000000";
                                                   --计数
                        jin <= '1';
                   else
                                                        process(jin,en,rst)
                                                             begin
                        jin \le '0';
                   end if;
                                                                 if(jin'event and jin='1') then
                                                                      if(rst = '1')then
              end if:
              if(count(0)='0') then
                                                                           q1 \le (others = > '0');
                        q3 \le q1;
                                                                           q2 \le (others = > '0');
                        xuan <= "11111110";
                                                                           neijin <= '0';
              else
                                                                           cout <= '0';
                        q3 \le q2;
                                                                      elsif(en='1')then
                                                                           if(q1 < 9)then q1 <=
                        xuan <= "111111101";
              end if;
                                                   q1+1;
              case q3 is
                                                                           else
                                                                                      q1
                                                                                              \leq =
                   when
                                    "0000"=>
                                                   (others=>'0');
seg<="0000001";--1111110
                                                                           end if;
                                    "0001"=>
                                                                           if(q1 = 8)then neijin
                   when
seg<="1001111";--0110000
                                                   <= '1';
                                    "0010"=>
                                                                           else neijin <= '0';
                   when
seg<="0010010";--1101101
                                                                           end if;
                   when
                                    "0011"=>
                                                                           if(neijin = '1')then
seg<="0000110";--1111001
                                                                                if(q2 < 9)then q2
                   when
                                    "0100"=>
                                                   <= q2+1;
seg<="1001100";--0110011
                                                                                else
                                                                                        q2
                                    "0101"=>
                                                   (others=>'0');
                   when
seg<="0100100";--1011011
                                                                                end if;
                   when
                                    "0110"=>
                                                                           end if;
seg<="0100000";--1011111
                                                                           if(q2=9)
                                                                                             and
                                    "0111"=>
                                                   q1=9)then cout <= '1';
                   when
seg<="0001111";--1110000
                                                                           else cout <='0';
                                    "1000"=>
                                                                           end if;
seg<="0000000";--11111111
                                                                      end if;
                   when
                                    "1001"=>
                                                                 end if;
seg<="0001100";--1110011
                                                             end process;
                   when
                                                        end architecture bhv;
                                     others=>
2)Pin assignment
 Node Name
                                                 Location
 clk
                                                 PIN P20
 count
                                                 PIN U12
 dec
                                                 PIN M19
```

PIN N18

en

rst	PIN_M20
seg[6]	PIN_M21
seg[5]	PIN_N20
seg[4]	PIN_N21
seg[3]	PIN_P21
seg[2]	PIN_R21
seg[1]	PIN_W20
seg[0]	PIN_AA20
xuan[7]	PIN_V16
xuan[6]	PIN_AA17
xuan[5]	PIN_U22
xuan[4]	PIN_V22
xuan[3]	PIN_W22
xuan[2]	PIN_Y22
xuan[1]	PIN_Y21
xuan[0]	PIN_AB20

3)Experimental operation

Connect the input signal 'clk' clock (Pin P20) to FRQ_Q21 (1Hz) by wire. Set the input signal 'rst' to "0". Set the input signal 'en' to "1". Change the mode to '10XX'.

4) Result

Digital tubes display number from '00' to '99' Cyclically. When I input reset signal, the number turns to '00'.

3. Multi-person responder

1) Code

```
library ieee;
                                                                 if rst='0' then
                                                                     warm<='0';st<="0000";
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
                                                                     elsif clk2'event and clk2='1' then
                                                                if (s0='1' \text{ or } st(0)='1') and not(st(1)='1' \text{ or }
entity qiangdaqi is
        port(rst,clk2:in std logic;
                                                            st(2)='1' \text{ or } st(3)='1')
              s0,s1,s2,s3:in std logic;
                                                                          then st(0) \le 1';
                                std logic vector(3
              states:buffer
                                                                end if;
                                                             if (s1='1' \text{ or } st(1)='1') and not (st(0)='1' \text{ or }
downto 0);
              light:buffer
                                std logic vector(3
                                                            st(2)='1' \text{ or } st(3)='1')
downto 0);
                                                                          then st(1) <= '1';
warm:out std logic);
                                                                end if;
end qiangdaqi;
                                                             if (s2='1' \text{ or } st(2)='1') and not(st(0)='1' \text{ or }
                                                            st(1)='1' \text{ or } st(3)='1')
architecture one of qiangdaqi
                                                                          then st(2) <= '1';
signal st:std logic vector(3 downto 0);
                                                                  end if;
                                                             if (s3='1' \text{ or } st(3)='1') and not (st(0)='1' \text{ or }
begin
                                                            st(1)='1' \text{ or } st(2)='1')
                                                                          then st(3) <= '1';
p1:
process(s0,rst,s1,s2,s3,clk2)
                                                                  end if;
  begin
                                                            warm \le st(0) or st(1) or st(2) or st(3);
```

```
end if ; elsif (st<="0010") then states<="0010"; elsif (st<="0100") then states<="0011"; elsif (st<="1000") then states<="0100"; p2: end if; process(states(0),states(1),states(2),states(3),li light<=st; end process p2; begin if (st="0000") then states<="0000"; end one; elsif (st<="0001") then states<="00001";
```

Node Name	Location
clk2	PIN P20
	PIN W13
light[3]	_
light[2]	PIN_V15
light[1]	PIN_V12
light[0]	PIN_U12
rst	PIN_C3
s0	PIN_N18
s1	PIN_M20
s2	PIN_AA15
s3	PIN_V13
states[3]	
states[2]	
states[1]	
states[0]	
warm	
Node Name	Location
clk2	PIN_P20
light[3]	PIN_W13
light[2]	PIN_V15
light[1]	PIN_V12
light[0]	PIN_U12
rst	PIN_C3
s0	PIN_N18
s1	PIN_M20
s2	PIN_AA15
s3	PIN_V13
states[3]	
states[2]	
states[1]	
states[0]	
warm	

3) Experiment operation

Connect the input signal 'clk' clock (Pin P20) to FRQ_Q6 (32768 Hz) by wire. Change the mode to '00XX'.

4) Experiment phenomenon

If I pressed any switch of four, the LED of that switch would light, and be locked, which meant no matter how I change the condition of four switches, there was no change of LED lights. If I wanted to start again, I should input reset signal by SW11.

4. 4x4 keyboard circuit

```
1) Code
library ieee;
                                               sta<="11":
                                               when others=>KBRow<="1111";
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
                                               end case;
use ieee.std logic arith.all;
entity jianpan is
                                               end if;
port(clk: in std logic;
                                               end process b;
start:in std logic;
KBCol: in std logic vector(3 downto 0);
                                               process(clk,start)
KBRow: out std logic vector(3 downto 0);
                                               begin
seg7: out std logic vector(6 downto 0);
                                               if start='0' then
                                               seg7<="0000000";
scan: out std logic vector(7 downto 0));
                                               else if(clk' event and clk='1') then
end jianpan;
architecture bev of jianpan is
                                               case sta is
                                               when"00"=>
signal count: std logic vector(1 downto 0);
signal sta: std logic vector(1 downto 0);
                                               case KBCol is
                                               when "1110"=>seg7<="1001110";
begin
                                               When "1101"=>seg7<="0111101";
scan<="00000001";
                                               When "1011"=>seg7<="1001111";
process(clk)
                                               When "0111"=>seg7<="1000111";
                                               When others=>seg7<="0000000";
begin
if(clk' event and clk='1') then
                                               end case:
count <= count +1;
                                               when"01"=>
end if;
                                               case KBCol is
end process a;
                                                       "1110"=> seg7<="1111111";
                                               when
                                                       "1101"=> seg7<="1110011";
b:
                                               when
process(clk)
                                               when
                                                       "1011"=> seg7<="1110111";
                                                       "0111"=> seg7<="0011111";
begin
                                               when
if(clk' event and clk='1') then
                                               When others=>
                                                                  seg7<="0000000";
case count(1 downto 0) is
                                               end case;
      "00"=> KBRow<="0111";
                                               when"10"=>
when
sta<="00";
                                               case KBCol is
when "01"=> KBRow<="1011";
                                               when "1110"=> seg7<="0110011";
sta<="01";
                                               when
                                                      "1101"=> seg7<="1011011";
when "10"=> KBRow<="1101";
                                               when
                                                       "1011"=> seg7<="1011111";
sta<="10";
                                               when
                                                       "0111"=> seg7<="1110000";
when "11"=>KBRow<="1110":
                                                                 seg7<="0000000";
                                               when others=>
```

```
end case;
                                            end case;
when"11"=>
                                            when others=> seg7 \le "0000000";
case KBCol is
                                            end case;
when "1110"=> seg7<="1111110";
                                            end if;
when "1101"=> seg7<="0110000";
                                             end if;
when "1011"=> seg7<="1101101";
                                            end process c;
when "0111"=>
                 seg7<="1111001";
                                             end bev;
when others=>
                 seg7<="0000000";
```

Node Name	Location
clk	PIN_P20
KBCol[3]	PIN_A13
KBCol[2]	PIN_F9
KBCol[1]	PIN_D10
KBCol[0]	PIN_B10
KBRow[3]	PIN_C4
KBRow[2]	PIN_A16
KBRow[1]	PIN_A15
KBRow[0]	PIN_A14
scan[7]	PIN_AB20
scan[6]	PIN_Y21
scan[5]	PIN_Y22
scan[4]	PIN_W22
scan[3]	PIN_V22
scan[2]	PIN_U22
scan[1]	PIN_AA17
scan[0]	PIN_V16
seg7[6]	PIN_AA20
seg7[5]	PIN_W20
seg7[4]	PIN_R21
seg7[3]	PIN_P21
seg7[2]	PIN_N21
seg7[1]	PIN_N20
seg7[0]	PIN_M21
start	PIN_N18

3) Experiment operation

Change the mode to '10xx'

4) Result

Press 4x4 keyboard button, the digital tube would show letters printed on the board.

5. Display letters "BUAA" by LED dot matrix

1) Code

```
library ieee; use ieee.std_logic_Unsigned.all; use ieee.std_logic_1164.all; use ieee.std_logic_ARITH.all;
```

```
b1<="011100000000000";
ENTITY led is
                                               b2<="0000001110000000";
port(clk:in std logic;
                                               b3<="0000001000011000";
                                               b4<="0000001000000110";
     en:in std logic;
     hang:out std logic vector(15 downto 0);
                                               b5<="0000001000011000";
count: out std logic vector(3 downto 0));
                                               b6<="0000001110000000";
                                               b7<="011100000000000";
End led;
                                               b8<="000000000000000";
Architecture dianzhen of led is
                                               b9<="011100000000000":
signal osc:std logic;
                                               b10<="0000001110000000";
signal x:std logic vector(0 downto 0);
                                               b11<="0000001000011000";
signal y:std logic vector(0 downto 0);
                                               b12<="0000001000000110";
signal count1:std_logic_vector(3 downto 0);
                                               b13<="0000001000011000";
signal count2:std logic vector(25 downto 0);
                                               b14<="0000001110000000";
                                               b15<="0111000000000000";
signal data:std logic vector(15 downto 0);
signal
d0,d1,d2,d3,d4,d5,d6,d7,d8,d9,d10,d11,d12,d1
                                               process(osc,en,clk,x,y,count2)
3,d14,d15:std logic vector(15 downto 0);
                                               begin
signal
                                                  osc<=not clk;
a0,a1,a2,a3,a4,a5,a6,a7,a8,a9,a10,a11,a12,a13,
                                               x <= "1";
a14,a15:std logic vector(15 downto 0);
                                                  if(osc='1' and osc'event) then
signal
                                               count2<=count2+1;
b0,b1,b2,b3,b4,b5,b6,b7,b8,b9,b10,b11,b12,b1
                                               if (count2=100000) then
3,b14,b15:std logic vector(15 downto 0);
                                               y <= y+1;
                                               count2<=(others=>'0');
                                               IF(y="1")then
Begin
hang<=data;
                                               v \le "0";
 a0<="0000000000000000";
                                               end if;
 a1<="0111111111111111":
                                               end if:
 a2<="0100000010000010":
                                               if(x="0")then
 a3<="0010000101000100";
                                                    if(en='1')then
                                                      if count1<="0000" then
 a4<="0001001000101000";
 a5<="0000110000010000";
                                                        data <= d0; count 1 <= "0001";
 a6<="0000000000000000";
                                                       elsif count1<="0001"then
                                                        data<=d1; count1<="0010";
 a7<="0000000000000000";
 a8<="0001111111111111";
                                                      elsif count1<="0010"then
 a9<="001000000000000";
                                                      data<=d2; count1<="0011";
a10<="0100000000000000";
                                                      elsif count1<="0011"then
a11<="0100000000000000";
                                                        data <= d3; count1 <= "0100";
                                                      elsif count1<="0100"then
a12<="0010000000000000";
a13<="0001111111111111";
                                                        data<=d4; count1<="0101";
a14<="00000000000000000";
                                                      elsif count1<="0101"then
a15<="0000000000000000";
                                                        data<=d5; count1<="0110";
b0<="000000000000000";
                                                      elsif count1<="0110"then
```

```
data<=d6; count1<="0111";
                                                         elsif count1<="1010"then
       elsif count1<="0111"then
                                                           data <= b10; count1 <= "1011";
         data<=d7; count1<="1000";
                                                         elsif count1<="1011"then
elsif count1<="1000"then
                                                           data<=b11; count1<="1100";
         data<=d8; count1<="1001";
                                                         elsif count1<="1100"then
elsif count1<="1001"then
                                                          data <= b12; count 1 <= "1101";
         data<=d9; count1<="1010";
                                                         elsif count1<="1101"then
                                                           data<=b13; count1<="1110";
elsif count1<="1010"then
         data<=d10: count1<="1011":
                                                         elsif count1<="1110"then
elsif count1<="1011"then
                                                           data<=b14; count1<="1111";
         data<=d11; count1<="1100";
                                                         elsif count1<="1111"then
elsif count1<="1100"then
                                                           data <= b15; count1 <= "0000";
         data<=d12; count1<="1101";
                                                           end if;
elsif count1<="1101"then
                                                  elsif (y="0") then
         data<=d13; count1<="1110";
                                                         if count1<="0000" then
elsif count1<="1110"then
                                                          data <= a0; count 1 <= "0001";
         data<=d14; count1<="1111";
                                                         elsif count1 <= "0001" then
elsif count1<="1111"then
                                                          data<=a1; count1<="0010";
                                                         elsif count1<="0010"then
         data<=d15; count1<="0000";
                                                          data <= a2; count 1 <= "0011";
       end if:
                                                         elsif count1<="0011"then
    end if;
elsif (x="1")then
                                                          data<=a3; count1<="0100";
   if(en='1')then
                                                         elsif count1<="0100"then
if (y="1") then
                                                          data<=a4; count1<="0101";
       if count1<="0000" then
                                                         elsif count1<="0101"then
        data <= b0; count 1 <= "0001";
                                                          data <= a5; count 1 <= "0110";
       elsif count1<="0001"then
                                                         elsif count1<="0110"then
        data<=b1; count1<="0010";
                                                          data<=a6; count1<="0111";
       elsif count1<="0010"then
                                                         elsif count1<="0111"then
       data<=b2; count1<="0011";
                                                           data <= a7; count 1 <= "1000";
       elsif count1<="0011"then
                                                         elsif count1<="1000"then
        data <= b3; count 1 <= "0100";
                                                           data <= a8; count 1 <= "1001";
       elsif count1<="0100"then
                                                         elsif count1<="1001"then
        data<=b4; count1<="0101";
                                                           data <= a9; count 1 <= "1010";
       elsif count1<="0101"then
                                                         elsif count1<="1010"then
        data<=b5; count1<="0110";
                                                           data <= a10; count1 <= "1011";
       elsif count1<="0110"then
                                                         elsif count1<="1011"then
        data<=b6; count1<="0111";
                                                           data<=a11; count1<="1100";
       elsif count1<="0111"then
                                                         elsif count1<="1100"then
         data <= b7; count 1 <= "1000";
                                                           data<=a12; count1<="1101";
       elsif count1<="1000"then
                                                         elsif count1<="1101"then
         data <= b8; count 1 <= "1001";
                                                           data<=a13; count1<="1110";
       elsif count1<="1001"then
                                                         elsif count1<="1110"then
         data <= b9; count 1 <= "1010";
                                                           data<=a14; count1<="1111";
```

Node Name	Location
clk	PIN_P20
count[3]	PIN_C4
count[2]	PIN_A16
count[1]	PIN_A15
count[0]	PIN_A14
en	PIN_N18
hang[15]	PIN_A13
hang[14]	PIN_F9
hang[13]	PIN_D10
hang[12]	PIN_B10
hang[11]	PIN_B9
hang[10]	PIN_B8
hang[9]	PIN_B7
hang[8]	PIN_E14
hang[7]	PIN_C15
hang[6]	PIN_F11
hang[5]	PIN_C13
hang[4]	PIN_E11
hang[3]	PIN_B6
hang[2]	PIN_A6
hang[1]	PIN_A5
hang[0]	PIN_A4

3) Experiment operation

Connect the input signal 'clk' clock (Pin P20) to FRQ_Q6 (32768 Hz) by wire. Change the mode to '00XX'.

4) Result

Letters 'B U', 'A A' shown on the dot matrix cyclically.

6. Display information by LCD

```
1) Code
```

```
library ieee; en: out std_logic;
use IEEE.std_logic_1164.all; rw: out std_logic);
use ieee.std_logic_unsigned.all; end lcd1602;
entity lcd1602 is

port(clk, reset: in std_logic; architecture gongneng of lcd1602 is

LCD_Data: out std_logic_vector(8 signal LCD_Clk: std_logic;
downto 0); signal s: integer range 0 to 100000000;
```

```
begin
                                            when
                                           "00100"=>LCD Data<="010000000";-- 设定
process(clk, reset)
                                           显示的位置在 00H+80H, 即显示屏第一行第
begin
                                           一个位置
    if reset = '0' then
        LCD Clk <= '0';
                                               when
        s \le 0:
                                           "00101"=>LCD Data<="101001100"; --L
   elsif clk'event and clk = '1' then
                                               when
        if s = 5000000 then
                                           "00110"=>LCD Data<="101101001";--i
            s \le 0;
                                               when
            LCD Clk <= not LCD Clk;
                                           "00111"=>LCD Data<="101101010";--j
        else
                                               when
            s \le s + 1;
                                           "01000"=>LCD Data<="101101001";--i
end if;
end if;
                                           "01001"=>LCD Data<="101101110";--n
end process;
                                               when
                                           "01010"=>LCD_Data<="101101010";--j
rw <='0';
                                               when
en <= LCD Clk;
                                           "01011"=>LCD Data<="101101001";--i
                                               when
                                           "01100"=>LCD Data<="101100101";--e
process(LCD Clk)
variable cnt: std logic vector(4
                                downto
                                               when
                                           "01101"=>LCD Data<="011000000";-- 设定
0):="00000";
                                           显示的位置在 10H+80H, 即显示屏第 2 行
begin
                                           第一个位置
   if Reset='0'then
LCD Data <= "000000001";
                               -- Reset
                                              when
清屏 Left to right D8-D0
                                           "01110"=>LCD Data<="101011010";---Z
cnt:="00000";
                 --计数器清零
                                               when
elsif rising edge(LCD Clk) then
                                           "01111"=>LCD Data<="101101000";---h
        if cnt<"01111" then cnt:=cnt+1;
      else cnt:="00000";
                                           "10000"=>LCD Data<="101100001";---a
      end if;
--设计计数器, 每次计数间隔 LCD CLK 定
                                          "10001"=>LCD Data<="101101111";---o
义的一个周期
case cnt is
                                           "10010"=>LCD Data<="101110001";---q
                                               when
"00000"=>LCD Data<="000111000";--/* 设
                                          "10011"=>LCD Data<="101101001";---i
置 8 位格式,2 行,5*7*/ ,
                                               when
  when "00001"=>LCD Data<="000001100";
                                          "10100"=>LCD Data<="101100001";---a
--/*整体显示,关光标,光标闪烁/
                                               when
  when
                                          "10101"=>LCD Data<="101101110";---n
"00010"=>LCD Data<="000000001";--清屏
                                            when others =>LCD Data<="101000100";
  when "00011"=>LCD Data<="000000110";
                                           end case;
--/*显示移动格式,看最后两位,10表示光
                                           end if;
```

标右移

Clk	P20
En	A4
LCD_Data[8]	A6
LCD_Data[7]	A3
LCD_Data[6]	F7
LCD_Data[5]	E6
LCD_Data[4]	C7
LCD_Data[3]	E5
LCD_Data[2]	C3
LCD_Data[1]	AB18
LCD_Data[0]	AB17
reset	N18
rw	A5

3) Experiment operation

Connect the input signal 'clk' clock (Pin P20) to FRQ_Q0 (24MHz) by wire.

4) Result

Word 'Lijinjie' was displayed on the first row, and then word 'Zhaoqian' was displayed on the second row one by one. After that, letters vanished, and began to display again.

5. Summary of this experiment

I finished this experiment with my partner Zhaoqian. It's very hard to know FPGA very well in a short time, so most code is based on the code on the instruction book. From these two experiments and several simple programs, I have learned basic grammar of VHDL, and known how to design FPGA to have some functions.

The most important point is that coding FPGA is a process of hardware design. We can't equal this process to advanced language programming, like C.

References

- [1] VHDL_LCD 1602 https://wenku.baidu.com/view/00e9526e7e21af45b307a8b0.html
- [2] LCD 1602 百度百科 https://baike.baidu.com/item/LCD1602/6014393?fr=aladdin
- [3] 百 度 文 库 : 2016 年 北 航 FPGA 实 验 报 告 https://wenku.baidu.com/view/db5018322379168884868762caaedd3383c4b5e4.html
- [4] FPGA 指导书----北航电工电子中心