

Lab 2 report

PB22051022王嘉宁

实验目的与内容

通过 Verilog 硬件描述语言实现一个可用的单周期 CPU。复习 Verilog 语法，实现 CPU 的功能部件。

逻辑设计

任务 1：寄存器堆设计

```
module Q1(
    input                [ 0 : 0]      clk,

    input                [ 4 : 0]      rf_ra0,
    input                [ 4 : 0]      rf_ra1,
    input                [ 4 : 0]      rf_wa,
    input                [ 0 : 0]      rf_we,
    input                [31 : 0]      rf_wd,

    output reg           [31 : 0]      rf_rd0,
    output reg           [31 : 0]      rf_rd1
);

reg [31 : 0] reg_file [0 : 31];

// 用于初始化寄存器
integer i;
initial begin
    for (i = 0; i < 32; i = i + 1)
        reg_file[i] = 0;
end

always @(posedge clk) begin
    if(rf_we && rf_wa != 5'd0) begin
        reg_file[rf_wa] <= rf_wd;
    end
    else    reg_file[rf_wa] <= 32'd0;
    end

    always @(*) begin
        rf_rd0 = reg_file[rf_ra0];
        rf_rd1 = reg_file[rf_ra1];
    end
end
endmodule
```

任务 2：ALU 设计

比较器

```

module Comp_4(
    input [ 31 : 0] a, b,
    output [ 0 : 0] ul,
    output [ 0 : 0] sl
);

wire [ 31 : 0]A;
wire x;
assign A = a - b;
assign sl = ((a[31] ^ b[31]) & A[31]) | ((a[31] ^ b[31]) & a[31]);
assign ul = (a < b) ? 1'b1 : 1'b0;

endmodule

```

ALU

```

`define      ADD      5'b00000
`define      SUB      5'b00010
`define      SLT      5'b00100
`define      SLTU     5'b00101
`define      AND      5'b01001
`define      OR       5'b01010
`define      XOR      5'b01011
`define      SLL      5'b01110
`define      SRL      5'b01111
`define      SRA      5'b10000
`define      SRC0     5'b10001
`define      SRC1     5'b10010

module ALU(
    input  [31 : 0] alu_src0,
    input  [31 : 0] alu_src1,
    input  [ 4 : 0] alu_op,
    output reg [31 : 0] alu_res
);

wire [31:0] add_out;
wire [31:0] sub_out;
wire [0 :0] slt_out;
wire [0 :0] sltu_out;

Comp_4 comp(
    .a(alu_src0),
    .b(alu_src1),
    .ul(sltu_out),
    .sl(slt_out)

```

```

);

always @(*) begin
    case(alu_op)
        `ADD :
            alu_res = alu_src0 + alu_src1;
        `SUB :
            alu_res = alu_src0 - alu_src1;
        `SLT :
            alu_res = {31'd0 , slt_out};
        `SLTU:
            alu_res = {31'd0 , sltu_out};
        `AND :
            alu_res = alu_src0 & alu_src1;
        `OR  :
            alu_res = alu_src0 | alu_src1;
        `XOR :
            alu_res = alu_src0 ^ alu_src1;
        `SLL :
            alu_res = alu_src0 << alu_src1[4:0];
        `SRL :
            alu_res = alu_src0 >> alu_src1[4:0];
        `SRA :
            alu_res = $signed(alu_src0) >>> alu_src1[4:0];
        `SRC0:
            alu_res = alu_src0;
        `SRC1:
            alu_res = alu_src1;
        default:
            alu_res = 32'H0;
    endcase
end

```

endmodule

任务 3：在线计算器

```

module TOP (
    input          [ 0 : 0]      clk,
    input          [ 0 : 0]      rst,

    input          [ 0 : 0]      enable,
    input          [ 4 : 0]      in,
    input          [ 1 : 0]      ctrl,

    output         [ 3 : 0]      seg_data,
    output         [ 2 : 0]      seg_an
);

```

```
reg op_en,src0_en,src1_en,res_en;
wire [31:0] alu_res;
wire [31:0] outputdata;
wire [31:0] alu_src0;
wire [31:0] alu_src1;
wire [31:0] alu_op;

always @(posedge clk)begin
    if(rst) begin
        op_en <= 1'b0;
        src0_en <= 1'b0;
        src1_en <= 1'b0;
        res_en <= 1'b0;
    end
    else begin
        case(ctrl)
            2'b00: begin
                if(enable) begin
                    op_en <= 1'b1;
                    src0_en <= 1'b0;
                    src1_en <= 1'b0;
                    res_en <= 1'b0;
                end
            end
            else begin
                op_en <= 1'b0;
                src0_en <= 1'b0;
                src1_en <= 1'b0;
                res_en <= 1'b0;
            end
        end
    end
    2'b01: begin
        if(enable) begin
            op_en <= 1'b0;
            src0_en <= 1'b1;
            src1_en <= 1'b0;
            res_en <= 1'b0;
        end
    end
    else begin
        op_en <= 1'b0;
        src0_en <= 1'b0;
        src1_en <= 1'b0;
        res_en <= 1'b0;
    end
end
    2'b10: begin
        if(enable) begin
            op_en <= 1'b0;
            src0_en <= 1'b0;
            src1_en <= 1'b1;
            res_en <= 1'b0;
        end
    end
end
```

```
                else begin
                    op_en <= 1'b0;
                    src0_en <= 1'b0;
                    src1_en <= 1'b0;
                    res_en <= 1'b0;
                end
            end
        end
        2'b11: begin
            if(enable) begin
                op_en <= 1'b0;
                src0_en <= 1'b0;
                src1_en <= 1'b0;
                res_en <= 1'b1;
            end
            else begin
                op_en <= 1'b0;
                src0_en <= 1'b0;
                src1_en <= 1'b0;
                res_en <= 1'b0;
            end
        end
    end
endcase
end
end

regfile reg0(
    .clk(clk),
    .rst(rst),
    .rf_we(src0_en),
    .rf_wd({27'd0,in}),
    .rf_rd(alu_src0)
);

regfile reg1(
    .clk(clk),
    .rst(rst),
    .rf_we(src1_en),
    .rf_wd({27'd0,in}),
    .rf_rd(alu_src1)
);

regfile reg2(
    .clk(clk),
    .rst(rst),
    .rf_we(op_en),
    .rf_wd({27'd0,in}),
    .rf_rd(alu_op)
);

ALU alu(
    .alu_src0(alu_src0),
```

```

        .alu_src1(alu_src1),
        .alu_op(alu_op[4:0]),
        .alu_res(alu_res)
    );

    regfile reg3(
        .clk(clk),
        .rst(rst),
        .rf_we(res_en),
        .rf_wd(alu_res),
        .rf_rd(outputdata)
    );

    Segment segment(
        .clk(clk),
        .rst(rst),
        .output_data(outputdata),
        .seg_data(seg_data),
        .seg_an(seg_an)
    );

endmodule

```

任务 4：初始化存储器

Re-customize IP

Distributed Memory Generator (8.0)

Documentation IP Location Switch to Defaults

☒ Show disabled ports

Component Name:

memory config Port config RST & Initialization

Options

Depth: [16 - 65536]

Data Width: [1 - 1024]

Memory Type

Memory Type

☐ ROM

☒ Single Port RAM


☐ Simple Dual Port RAM

☐ Dual Port RAM

360

OK Cancel

FPGA interface



uart show>

```
FPGAOL UART xterm.js 1.1
```

uart pins: cts rts rxd txd
xdc sym: D3 E5 D4 C4
baud rate: 115200

input

segplay(sharing with led)

hexplay

segplay pin: dot seg_g seg_f seg_e seg_d seg_c seg_b seg_a

xdc,ucf sym: G18 F18 E17 D17 G17 E18 D18 C17

soft clock

button

None

clk btn pins: clk_btn

xdc,ucf sym: B18

FPGA interface

led7 led6 led5 led4 led3 led2 led1 led0

G18 F18 E17 D17 G17 E18 D18 C17

FPGA
XC7A100t-CSG324-1

H16 G13 F13 E16 H14 G16 F16 D14

sw7 sw6 sw5 sw4 sw3 sw2 sw1 sw0

uart show>

FPGAOL UART xterm.js 1.1

uart pins: cts rts rxd txd
xdc sym: D3 E5 D4 C4
baud rate: 115200

input

segplay(sharing with led) hexplay

00000000

segplay pin: dot seg_g seg_f seg_e seg_d seg_c seg_b seg_a
xdc,ucf sym: G18 F18 E17 D17 G17 E18 D18 C17
hexplay pin: an2 an1 an0 d3 d2 d1 d0

soft clock button

None

clk btn pins: clk_btn
xdc,ucf sym: B18

FPGA interface

led7 led6 led5 led4 led3 led2 led1 led0

G18 F18 E17 D17 G17 E18 D18 C17

FPGA
XC7A100t-CSG324-1

H16 G13 F13 E16 H14 G16 F16 D14

sw7 sw6 sw5 sw4 sw3 sw2 sw1 sw0

uart show>

FPGAOL UART xterm.js 1.1

uart pins: cts rts rxd txd
xdc sym: D3 E5 D4 C4
baud rate: 115200

input

segplay(sharing with led) hexplay

00000000

segplay pin: dot seg_g seg_f seg_e seg_d seg_c seg_b seg_a
xdc,ucf sym: G18 F18 E17 D17 G17 E18 D18 C17
hexplay pin: an2 an1 an0 d3 d2 d1 d0

soft clock button

None

clk btn pins: clk_btn
xdc,ucf sym: B18

9 / 11

FPGA interface

led7 led6 led5 led4 led3 led2 led1 led0

G18 F18 E17 D17 G17 E18 D18 C17

FPGA
XC7A100t-CSG324-1

H16 G13 F13 E16 H14 G16 F16 D14

sw7 sw6 sw5 sw4 sw3 sw2 sw1 sw0

uart show>

FPGAOL UART xterm.js 1.1

uart pins: cts rts rxd txd
xdc sym: D3 E5 D4 C4
baud rate: 115200

input

segplay(sharing with led) hexplay

00000003

segplay pin: dot seg_g seg_f seg_e seg_d seg_c seg_b seg_a
xdc,ucf sym: G18 F18 E17 D17 G17 E18 D18 C17
hexplay pin: ap2 ap1 ap0 d3 d2 d1 d0


soft clock button

None

clk btn pins: clk_btn
xdc,ucf sym: B18

10 / 11

任务 4：初始化存储器



```
46 //
47 // DO NOT MODIFY THIS FILE.
48
49 // IP VLNv: xilinx.com:ip:dist_mem_gen:8.0
50 // IP Revision: 13
51
52 // The following must be inserted into your Verilog file for this
53 // core to be instantiated. Change the instance name and port connections
54 // (in parentheses) to your own signal names.
55
56 //----- Begin Cut here for INSTANTIATION Template ---// INST_TAG
57 dist_mem_gen_0 your_instance_name (
58     .a(a),      // input wire [4 : 0] a
59     .d(d),      // input wire [15 : 0] d
60     .clk(clk),  // input wire clk
61     .we(we),    // input wire we
62     .spo(spo)   // output wire [15 : 0] spo
63 );
64 // INST_TAG_END ----- End INSTANTIATION Template -----
65
66 // You must compile the wrapper file dist_mem_gen_0.v when simulating
67 // the core, dist_mem_gen_0. When compiling the wrapper file, be sure to
68 // reference the Verilog simulation library.
69
70
```

总结

复习实现了ALU和寄存器等功能，学习了ip核。