

Lab 6 report

PB22051022王嘉宁

实验目的与内容

结合前递模块与段间寄存器控制模块，得到一个能正常运行的完整流水线 CPU。

逻辑设计

SegCtrl

```
module SegCtrl(...
);
always @(*) begin
    if (rf_we_ex == 1 && rf_wa_ex != 0 && rf_wd_sel_ex == 2'b10 || npc_sel_ex ==
2'b01) begin
        if(npc_sel_ex == 2'b01) begin
            stall_pc = 0;
            stall_if_id = 0;
            flush_if_id = 1;
            flush_id_ex = 1;
        end
        else if (rf_ra0_id == rf_wa_ex || rf_ra1_id == rf_wa_ex) begin
            stall_pc = 1;
            stall_if_id = 1;
            flush_if_id = 0;
            flush_id_ex = 1;
        end
        else begin
            stall_pc = 0;
            stall_if_id = 0;
            flush_if_id = 0;
            flush_id_ex = 0;
        end
    end
end
else begin
    stall_pc = 0;
    stall_if_id = 0;
    flush_if_id = 0;
    flush_id_ex = 0;
end
end
endmodule
```


Forwarding


```
module Forwarding(...
);
always @(*) begin
    if (rf_we_mem == 1 && rf_wa_mem != 0 && rf_we_wb == 1 && rf_wa_wb != 0) begin
        if (rf_wa_mem == rf_ra0_ex && rf_wa_wb == rf_ra1_ex) begin
            rf_rd0_fe = 1;
            rf_rd1_fe = 1;
            rf_rd0_fd = rf_wd_mem;
            rf_rd1_fd = rf_wd_wb;
        end
        else if (rf_wa_mem == rf_ra1_ex && rf_wa_wb == rf_ra0_ex) begin
            rf_rd0_fe = 1;
            rf_rd1_fe = 1;
            rf_rd0_fd = rf_wd_wb;
            rf_rd1_fd = rf_wd_mem;
        end
        else if (rf_wa_mem == rf_ra0_ex) begin
            rf_rd0_fe = 1;
            rf_rd1_fe = 0;
            rf_rd0_fd = rf_wd_mem;
            rf_rd1_fd = 0;
        end
        else if (rf_wa_mem == rf_ra1_ex) begin
            rf_rd0_fe = 0;
            rf_rd1_fe = 1;
            rf_rd0_fd = 0;
            rf_rd1_fd = rf_wd_mem;
        end
        else if (rf_wa_wb == rf_ra0_ex) begin
            rf_rd0_fe = 1;
            rf_rd1_fe = 0;
            rf_rd0_fd = rf_wd_wb;
            rf_rd1_fd = 0;
        end
        else if (rf_wa_wb == rf_ra1_ex) begin
            rf_rd0_fe = 0;
            rf_rd1_fe = 1;
            rf_rd0_fd = 0;
            rf_rd1_fd = rf_wd_wb;
        end
        else begin
            rf_rd0_fe = 0;
            rf_rd1_fe = 0;
            rf_rd0_fd = 0;
            rf_rd1_fd = 0;
        end
    end
end
else if (rf_we_mem == 1 && rf_wa_mem != 0) begin
    if (rf_wa_mem == rf_ra0_ex) begin
        rf_rd0_fe = 1;
```

```
        rf_rd1_fe = 0;
        rf_rd0_fd = rf_wd_mem;
        rf_rd1_fd = 0;
    end
    else if (rf_wa_mem == rf_ra1_ex) begin
        rf_rd0_fe = 0;
        rf_rd1_fe = 1;
        rf_rd0_fd = 0;
        rf_rd1_fd = rf_wd_mem;
    end
    else begin
        rf_rd0_fe = 0;
        rf_rd1_fe = 0;
        rf_rd0_fd = 0;
        rf_rd1_fd = 0;
    end
end
else if (rf_we_wb == 1 && rf_wa_wb != 0) begin
    if (rf_wa_wb == rf_ra0_ex) begin
        rf_rd0_fe = 1;
        rf_rd1_fe = 0;
        rf_rd0_fd = rf_wd_wb;
        rf_rd1_fd = 0;
    end
    else if (rf_wa_wb == rf_ra1_ex) begin
        rf_rd0_fe = 0;
        rf_rd1_fe = 1;
        rf_rd0_fd = 0;
        rf_rd1_fd = rf_wd_wb;
    end
    else begin
        rf_rd0_fe = 0;
        rf_rd1_fe = 0;
        rf_rd0_fd = 0;
        rf_rd1_fd = 0;
    end
end
end
endmodule
```

测试结果与分析

测试一





总结

结合前递模块与段间寄存器控制模块，得到了一个能正常运行的完整流水线 CPU。