

CG2027 Transistor-Level Digital Circuits

Handout #4: CMOS Arithmetic Logic Unit

National University of Singapore


Kelvin Fong

Lecture Overview


In this lecture, you will learn about

- CMOS Arithmetic Logic Unit
 - Generic Digital Processor Architecture
 - Adders (Ripple Carry, Carry Bypass, Carry Select)
 - Shifters

Design Abstraction Levels



A Generic Digital Processor



Building Blocks for Digital Architectures

Arithmetic unit

- Bit-sliced datapath (adder, multiplier, shifter, comparator, etc.)

Memory

- RAM, ROM, Buffers, Shift registers


Control

- Finite state machine (PLA, random logic.)
- Counters

Interconnect

- Switches
- Arbiters
- Bus

X86 datapath




ALU and UHP logic

→ custom design is necessary here


ADDERS

Full-Adder



A	B	C_i	S	C_o	<i>Carry status</i>
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate

The Binary Adder



$$\begin{aligned} S &= A \oplus B \oplus C_i \\ &= A\bar{B}\bar{C}_i + \bar{A}B\bar{C}_i + \bar{A}\bar{B}C_i + ABC_i \end{aligned}$$

$$\begin{aligned} C_o &= AB + BC_i + AC_i \\ &= AB + C_i(A \oplus B) \end{aligned}$$

Express Sum and Carry as $f(P, G, D)$

Define 3 new variable which ONLY depend on A, B

Generate (G) = AB

Propagate (P) = $A \oplus B$


Delete (D) = $\overline{A}\overline{B}$

$$C_o(G, P) = G + PC_i$$

$$S(G, P) = P \oplus C_i$$

Can also derive expressions for S and C_o based on D and P

The Ripple-Carry Adder



Worst case delay linear with the number of bits

$$t_d = O(N)$$


$$t_{add,ripple-carry} = (N - 1)t_{carry} + t_{sum}$$

Goal: Make the fastest possible carry path circuit

Q) Subtractor?
Comparator?


Complementary Static “1b” CMOS Full Adder

Place C_i near output as this arrives the latest among (A, B, C_i)



28 Transistors

Inversion Property




$$\bar{S}(A, B, C_i) = S(\bar{A}, \bar{B}, \bar{C}_i)$$

$$\bar{C}_o(A, B, C_i) = C_o(\bar{A}, \bar{B}, \bar{C}_i)$$


Minimize Critical Path

by Reducing Inverting Stages




Exploit Inversion Property

Transmission Gate Full Adder




Carry-Bypass Adder



Idea: If (P_0 and P_1 and P_2 and $P_3 = 1$)
then $C_{o3} = C_0$, else “kill” or “generate”.

Carry-Bypass Adder (cont.)




$$t_{add,bypass} = t_{setup} + Mt_{carry} + (N/M-1)t_{bypass} + (M-1)t_{carry} + t_{sum}$$

- t_{setup} : the fixed overhead time to create the generate and propagate signals
- t_{carry} : the propagation delay through a single bit. The worst-case propagation delay through a single stage of M bits is approximately M times larger.
- t_{bypass} : the propagation delay through the bypass multiplexer of a single stage.
- t_{sum} : the time to generate the sum of the final stage.


**Delay
through a
single bit**

Carry Ripple versus Carry Bypass




Note: carry-bypass adder will have advantage only if $N=4\sim 8b$ or greater


Carry-Select Adder



Carry Select Adder: Critical Path




Linear Carry Select



M bits/ stage

$$t_{add} = t_{setup} + Mt_{carry} + \left(\frac{N}{M}\right)t_{mux} + t_{sum}$$

Square Root Carry Select



P stages


$$N = M + (M + 1) + (M + 2) + \dots + (M + P - 1)$$

$$= MP + \frac{P(P - 1)}{2} = \frac{P^2}{2} + P \left(M - \frac{1}{2} \right) \approx \frac{P^2}{2}$$

$$t_{add} = t_{setup} + Mt_{carry} + (\sqrt{2N})t_{mux} + t_{sum}$$

t_{mux} : delay for multiplexer


Adder Delays - Comparison



Note: carry-select adder will have advantage if N becomes greater


SHIFTERS

The Binary Shifter




Note: in a binary number, shift right == divide
shift left == multiply

The Barrel Shifter



Area Dominated by Wiring

Logarithmic Shifter



Note: reduce the wiring overhead by introducing “logarithmic” shifting.