#### CG2027 Transistor-Level Digital Circuits

### Handout #4: CMOS Arithmetic Logic Unit

National University of Singapore Kelvin Fong




### Lecture Overview

In this lecture, you will learn about

- CMOS Arithmetic Logic Unit
  - Generic Digital Processor Architecture
  - Adders (Ripple Carry, Carry Bypass, Carry Select)
  - Shifters




# Design Abstraction Levels





### A Generic Digital Processor





### Building Blocks for Digital Architectures

#### **Arithmetic unit**

- Bit-sliced datapath(adder, multiplier, shifter, comparator, etc.)

Memory

- RAM, ROM, Buffers, Shift registers

#### Control


- Finite state machine (PLA, random logic.)
- Counters

#### Interconnect

- Switches
- Arbiters
- Bus



### X86 datapath



**ALU and UHP logic** 


custom design is necessary here



# **ADDERS**




### Full-Adder



A	В	$C_{\boldsymbol{i}}$	S	$C_{o}$	Carry status
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate



### The Binary Adder



$$S = A \oplus B \oplus C_{i}$$

$$= A\overline{B}\overline{C}_{i} + \overline{A}B\overline{C}_{i} + \overline{A}\overline{B}C_{i} + ABC_{i}$$

$$C_{0} = AB + BC_{i} + AC_{i}$$

$$= AB + C_{i}(A \oplus B)$$



### Express Sum and Carry as f(P, G, D)

Define 3 new variable which ONLY depend on A, B

Propagate (P) = 
$$A \oplus B$$


$$C_o(G, P) = G + PC_i$$

$$S(G,P) = P \oplus C_i$$

Can also derive expressions for S and Co based on D and P



### The Ripple-Carry Adder



#### Worst case delay linear with the number of bits

$$t_d = O(N)$$


$$t_{add,ripple-carry} = (N-1)t_{carry} + t_{sum}$$

Goal: Make the fastest possible carry path circuit

Q) Subtractor? Comparator?




# Complementary Static "1b" CMOS Full Adder





# **Inversion Property**




$$\begin{split} \bar{S}(A,B,C_{\pmb{i}}) &= S(\bar{A},\bar{B},\overline{C}_{\pmb{i}}) \\ \overline{C}_{\pmb{o}}(A,B,C_{\pmb{i}}) &= C_{\pmb{o}}(\bar{A},\bar{B},\overline{C}_{\pmb{i}}) \end{split}$$



### Minimize Critical Path


#### by Reducing Inverting Stages



#### **Exploit Inversion Property**





### Transmission Gate Full Adder





### Carry-Bypass Adder






Idea: If (P0 and P1 and P2 and P3 = 1) then  $C_{03} = C_0$ , else "kill" or "generate".



### Carry-Bypass Adder (cont.)

#### N bits total




$$t_{add,bypass} = t_{setup} + Mt_{carry} + (N/M-1)t_{bypass} + (M-1)t_{carry} + t_{sum}$$

- $t_{setup}$ : the fixed overhead time to create the generate and propagate signals
- $t_{carry}$ : the propagation delay through a single bit. The worst-case propagation delay through a single stage of M bits is approximately M times larger.
- $t_{bypass}$ : the propagation delay through the bypass multiplexer of a single stage.
- $t_{sum}$ : the time to generate the sum of the final stage.

Delay through a single bit




# Carry Ripple versus Carry Bypass






### Carry-Select Adder






### Carry Select Adder: Critical Path






### **Linear Carry Select**



M bits/ stage

$$t_{add} = t_{setup} + Mt_{carry} + \left(\frac{N}{M}\right)t_{mux} + t_{sum}$$

### Square Root Carry Select




#### **P** stages

$$N = M + (M+1) + (M+2) + \dots + (M+P-1)$$


$$= MP + \frac{P(P-1)}{2} = \frac{P^2}{2} + P\left(M - \frac{1}{2}\right) \approx \frac{P^2}{2}$$

$$t_{add} = t_{setup} + Mt_{carry} + \left(\sqrt{2N}\right)t_{mux} + t_{sum}$$





### Adder Delays - Comparison






# **SHIFTERS**




# The Binary Shifter





Note: in a binary number, shift right == divide shift left == multiply


### The Barrel Shifter



**Area Dominated by Wiring** 



# Logarithmic Shifter





Note: reduce the wiring overhead by introducing "logarithmic" shifting.