The PUN for both avourts are the same (, a)

$$\overline{A}$$
 is connected in series with $\overline{B}=\overline{A}\cdot\overline{B}$ (subnet 1)
Subnet 1:3 connected in parallel with \overline{C} and $\overline{D}=\overline{D}$ ($\overline{A}\cdot\overline{B}$) + \overline{C} + \overline{D}

$$OUT = (\bar{A} \cdot \bar{B}) + \bar{C} + \bar{D}$$

PDN for circuit A

A is connected in parallel with
$$B = A + B$$
 (subnut 1) subnet 1 is connected in sene, with (and $D = A + B$). (.1)

$$= (\overline{A} \cdot \overline{B}) + \overline{C} + \overline{D}$$

PDN for circuit A is a dual refinire of PUN

PDN for Circuit B


subject to connected in sense with A parallel with 13 => D.C. (Af13)


$$0VI = (\overline{A}, \overline{B}) \cdot C \cdot D$$

$$= (\overline{A}, \overline{B}) + \overline{C} + \overline{D}$$

Both arounds implement the same logic function







 $R \propto \frac{1}{W}$

22 and the resordance of this pmos he Rp of INV1X be Let WPMOS ZNV1x be I and the resistance of this NMOJ be RN of Let WNMOI

PUN

For A-B, each PMOS has resistance ZPp so ZRp = Rp A and 13 should be assigned width 4λ since width of MABS $\Lambda = 4 = \lambda = 1$

h=4, B=4

For C and D, paths with a single framerby should have same size as reference

$$A = 4$$
 $B = 4$
 $C = 2$
 $D = 2$

For
$$A-C-D$$
, each NMOI has resistance $\frac{1}{3}RN$ so $\frac{1}{3}RN+\frac{1}{3}RN+\frac{1}{3}RN=RN$
A, C, D should be assigned with 3λ
since $\lambda=1$, $\lambda=3$, $\lambda=3$, $\lambda=3$

For B-C-D, since (and D have width 3 and resultance
$$\frac{1}{3}R_N$$
 each restleme of B needs to be $R_N - \frac{1}{3}R_N - \frac{1}{3}R_N = \frac{1}{3}R_N$

$$A = 3$$

c)

when output is low, PDN is connected to GND when each independent series path is worst care output resistance of 12kD when each independent series path is furned ON only
$$(A-C-D)$$
 or $B-C-D$)

output residence lowest when all paths are connected to GNI)

=) all input are high to turn on each NMOS

$$A = 1$$

$$B = 1$$

$$C = 1$$

$$D = 1$$

$$= 2k\Omega + 4k\Omega + 4k\Omega$$

$$= 10k\Omega$$

when output is high, PUN is connected to VDD) mort care output rentance at 12 k.D. when each independent revies connected path is turned ON only (A-B or C or D)

Revolute of A and B = $12k\Omega = 2 = 6k\Omega$ Perfora of C = 12ks

pleantance of $1) = 12k\Omega$

output resistance is lowest when all 3 paths are connected to GOUD =) all input are low

RMIN = (RA+R13) // PL //RD A = D 1320 12kp // 12kp //12kp C=0 17=0 = 4ks

bet care EpiH and EpHz when ontput residence is lower e)

Epcti is the propogation delay when capacitor is charged throug PUIV

her core EPLH = 0.69 x RPUN X C = 0.69 x 4 k D x 100 + F = 276 ps

EPHL is the propagation delay when capacitor is discharged through PDN

bet are EINL = 0.69 X RPDN X C = 0.69 × 10/cn ×100+F = 690 ps

2. a)

$$x = A \cdot B + 0 \cdot \overline{B}$$

$$= A \cdot B \quad (AND)$$

× is input to calls involve


 $0U7 = \overline{A13}$

arend performs NAND logic function

= At B

consider when $A=V_{DD}$ and B is initially off when B is similarly off when B is smaller on $A=V_{DD}$ to change X the source of the MMDs panywhe is at X and drain of V_{DD} so $V_{CS}=V_{DJ}=V_{DD}$ immediately after B=1 $x=V_{S} \text{ keeps increasing until } I_{D}=0 \text{ when } V_{GS}=V_{DV} \text{ or } V_{DS}=0V$ since V_{GS} will hit threshold first, $V_{S}=X$ can only increase until $V_{DD}-V_{DV}$ there is a V_{DV} wittinge drop when $V_{S}=X_{DV}$ and $X_{D}=X_{DV}$

when x is not at VDD, the PMOS fransition in CMOS invade after the pass transition network might not be completely off wite VOS is not D after the pass transition network might both be on simultaneously which causes a short around current to flow through which round in non-zero startic power dissipation



we could add a PMOS transition which all was level restoring transition ML

To fum a real 1 to a thing 1 and x, the invade detects the weak 1 and pamer u 0 to the level retiring 1 most which turns on and paints on thing 1 Var) to x.

when A or B is switched to O, the MMOS mould next to pan a Hong I pain a Hong O while the level retorny PMOS ugnit to pan a Hong I witage of xis determined by relative valver of rearlown of MMOS and KMOS. To allow NMOS to pull x down to a witage low snowsh such that the involve sees a D, residence of PMOS has to be higher than NMOS. The involve sees a Small enough size so that MMS or MMS can pull ML chould have a small enough size so that MMS or MMS can pull note x to a low enough volume so invester output will switch and furn off PMOS

