transitions MI and M4 are turned on. During the read operation when w=1, current nill need to flow through M5 and M1 to discharge the voltage of BI to OV. For the current to flow, Vos of M1 cannot be 0, hence wituge of B must be greater than 0. However, whuse of B cannot increase beyond the trip point of the investor aboved by M3 and M4, elre dotta stored in cell becomes corrupted. Thus, wituge of B cannot exceed Vth, MADS of M3 which will turn the on.

We can adjust the cell ratio $\frac{W_1/L_1}{W_5/L_5}$ such that M₁ is through than M5 so $\bar{\omega}$ stays close to 0.

The transfors M1 and M5 act like a witage divder

$$\overline{Q} = \frac{R_1}{R_1 + R_5} \times V_{DD} (preducy to \overline{R})$$

$$\bar{Q}$$
 < 0.4 =) $\frac{R_1}{R_4 R_5}$ ×1 < 0.4 =) 0.6 R_1 < 0.4 R_5
since $R \propto \frac{1}{W_1}$, $\frac{0.6}{W_1} < \frac{0.4}{W_5} =$) $W_1 > \frac{0.6}{0.4} W_5$
If $W_5 = 1 \mu m_1$, $W_1 > \frac{3}{2} \mu m_1$

Due to symmetry in the structure, the Z ratios of pull down frametons are the same, hence W, also > 2 um

when Q=1 and $\overline{Q}=0$, transitions M2 and M3 are furned off while transitions M1 and M4 are furned on. To write Q=0, $\overline{Q}=1$, BL should be grounded while \overline{BL} is charged to 1. When WL=1, M5 is fighting with M1 to pair a 1 while M6 is flighting M4 to pair a 0 However, since we already sized M1 and M5 such that $\overline{Q} < 0.4V$, writing $\overline{Q}=1$ should be done by pairing 0 to Q and inverting.

we can adjust the pull-up ratio $\frac{W4/L4}{W6/L6}$ such than M6 can overcome M4 and pull the voltage of @ down to 0

The transfers MU and M6 and like a voltage divider

Q must be pulled below the top point of the invoter formed by MI and MI so that MI is kept of and O can be mother to Q. (VER, ASNO) of MI)

Q (Q4 =) RGR4 ×1 < Q4 =) 0.6R6 < Q4R4

since $R \propto \frac{1}{W} = \frac{0.6}{W_0} = \frac{0.4}{W_0} = \frac{0.4}{W_0} = \frac{2.04}{3} = \frac{2.04$

2f W6= Jum, W4 < 3mm

are the same, hence W, also < \fundame

2 a) When WL = Veca, access fransitur M1 is furned on.

storage node a become electrically shorted to KZ, thu charges
stored on bit line capacitonic and storage capacitance will distribute themselves
according to the charge shanny principle

$$Q_{B1} = C_{B1} \cdot V_{R1} = 80fF \cdot 1V$$

$$\Delta V_{BL} = \left(\frac{Q \text{ futul}}{C_{BL} \cdot C_{S}}\right) - V_{\text{prechasse}}$$

$$= \frac{90fF \cdot 2V}{804F + 20F} - 2V$$

Final BZ where VFMal = 08V will drop by 02V wangered to precharge without of 1V

1) If both UL and BL are applied with $V_{CCA} = 2V$, the witness at storage node Q can only be changed up to $V_{CCA} - V_{7N} = 2V - 0.4V$ due to a V_{7N} where adop when they to unit of 1.

This is because where at & can only increase until Ip = 0 when VGs = V7N or Vps = 0v. Here, to awid the issue of voltage drop, M's gate whage Vvn should be higher than M's drain Upz by at least the thruloud V41, M2 = 2.4V

charge loss can be aroun muted by hostitrupping word live, to a higher value than bitline