

1. a) when $Q = 1$ and $\bar{Q} = 0$, transistors $M2$ and $M3$ are turned off while transistors $M1$ and $M4$ are turned on. During the read operation when $w_1 = 1$, current will need to flow through $M5$ and $M1$ to discharge the voltage of \bar{Q} to 0V. For the current to flow, V_{DS} of $M1$ cannot be 0, hence voltage of \bar{Q} must be greater than 0. However, voltage of \bar{Q} cannot increase beyond the trip point of the inverter formed by $M3$ and $M4$, else data stored in cell becomes corrupted. Thus, voltage of \bar{Q} cannot exceed $V_{th, MOS}$ of $M3$ which will turn it on.

We can adjust the cell ratio $\frac{W_1/L_1}{W_5/L_5}$ such that M_1 is stronger than $M5$ so \bar{Q} stays close to 0.

The transistors $M1$ and $M5$ act like a voltage divider

$$\bar{Q} = \frac{R_1}{R_1 + R_5} \times V_{DD} \text{ (precharged } \bar{Q})$$

$$\bar{Q} < 0.4 \Rightarrow \frac{R_1}{R_1 + R_5} \times 1 < 0.4 \Rightarrow 0.6 R_1 < 0.4 R_5$$

$$\text{since } R \propto \frac{1}{W}, \quad \frac{0.6}{W_1} < \frac{0.4}{W_5} \Rightarrow W_1 > \frac{0.6}{0.4} W_5$$

$$\text{If } W_5 = 1 \mu\text{m}, \quad W_1 > \frac{3}{2} \mu\text{m}$$

Due to symmetry in the structure, the $\frac{W}{L}$ ratios of pull down transistors are the same, hence W_2 also $> \frac{3}{2} \mu\text{m}$

b)

when $Q = 1$ and $\bar{Q} = 0$, transistors $M2$ and $M3$ are turned off while transistors $M1$ and $M4$ are turned on. To write $Q = 0, \bar{Q} = 1$, BL should be grounded while \bar{BL} is charged to 1. When $WL = 1$, $M5$ is fighting with $M1$ to pass a 1 while $M6$ is fighting $M4$ to pass a 0. However, since we already sized $M1$ and $M5$ such that $\bar{Q} < 0.4V$, writing $\bar{Q} = 1$ should be done by passing 0 to Q and inverting.

we can adjust the pull-up ratio $\frac{W4/L4}{W6/L6}$ such that $M6$ can overcome $M4$ and pull the voltage of Q down to 0

The transistors $M4$ and $M6$ act like a voltage divider

$$Q = \frac{R6}{R6 + R4} \times V_{DD} \text{ (source of } M4 \text{)}$$

Q must be pulled below the trip point of the inverter formed by $M1$ and $M2$ so that $M1$ is kept off and 0 can be written to Q .
($V_{th, inverter}$ of $M1$)

$$Q < 0.4 \Rightarrow \frac{R6}{R6 + R4} \times 1 < 0.4 \Rightarrow 0.6R6 < 0.4R4$$

$$\text{since } R \propto \frac{1}{W} \Rightarrow \frac{0.6}{W6} < \frac{0.4}{W4} \Rightarrow W4 < \frac{2}{3} W6$$

$$\text{if } W6 = 1\mu m, W4 < \frac{2}{3}\mu m$$

Due to symmetry in the structure, $\frac{W}{L}$ of all pull up transistors are the same, hence $W2$ also $< \frac{2}{3}\mu m$

2. a) When $WL = V_{CC}$, access transistor $M1$ is turned on.

Storage node Q becomes electrically shorted to $B2$, thus charges stored on bit line capacitance and storage capacitance will distribute themselves according to the charge sharing principle

$$Q_{B2} = C_{B2} \cdot V_{B2} = 80 \text{ fF} \cdot 1 \text{ V}$$

$$Q_{CS} = C_S \cdot V_{\text{precharge}} = 20 \text{ fF} \cdot 0 \text{ V}$$

$$Q_{\text{total}} = Q_{B2} + Q_{CS} = 80 \text{ fF} \cdot 1 \text{ V}$$

$$\Delta V_{B2} = \left(\frac{Q_{\text{total}}}{C_{B2} + C_S} \right) \xrightarrow{V_{\text{final}}} - V_{\text{precharge}}$$

$$= \frac{80 \text{ fF} \cdot 1 \text{ V}}{80 \text{ fF} + 20 \text{ fF}} - 1 \text{ V}$$

$$= -0.2 \text{ V}$$

final $B2$ voltage $V_{\text{final}} = 0.8 \text{ V}$ will drop by 0.2 V compared to precharge voltage of 1 V

b)

If both WL and $B2$ are applied with $V_{CC} = 2 \text{ V}$, the voltage at storage node Q can only be charged up to $V_{CC} - V_{TN} = 2 \text{ V} - 0.4 \text{ V} = 1.6 \text{ V}$ due to a V_{TN} voltage drop when trying to write a 1.

This is because voltage at Q can only increase until $I_D = 0$ when $V_{GS} = V_{TN}$ or $V_{DS} = 0 \text{ V}$. Hence, to avoid the issue of voltage drop, $M1$'s gate voltage

V_{WL} should be higher than $M1$'s drain V_{B2} by at least the

$$\text{threshold } V_{th, M1} \Rightarrow 2.0 \text{ V} + 0.4 \text{ V} = 2.4 \text{ V}$$

charge loss can be circumvented by bootstrapping word line to a higher value than bitline