

# CG2028 COMPUTER ORGANIZATION

---


## TUTORIAL 4: SINGLE CYCLE PROCESSOR DESIGN

## CG2028 Tutorial 4: Single Cycle Processor Design

Q1. Write the assembly language instructions (consider the extended formats given in slides 37-40) corresponding to the machine codes below.

a. 0x0224201C    b. 0x0024201C    c. 0x0404001C    d. 0x0804001C


OP=00



### DP register

OP{S} Rd, Rn, Rm  
OP => ADD, AND, ..


OP=00



### DP immediate

OP{S} Rd, Rn, #imm8  
OP => ADD, AND, ..


OP=01



### Memory

OP Rd, [Rn, #±imm8]  
OP => LDR, STR

OP=10





### Branch

B{cond} LABEL  
LABEL encoded as  
#±imm8

CG2028 Tutorial 4: Single Cycle Processor Design

Q1 a. 0x0224201C



31:28

27:26

25

24:21

20

19:16

15:12

11:8

7:0

X

op

I

cmd

S

Rn

Rd

X

imm8

4 bits

2 bits

6 bits

4 bits

4 bits

4 bits

8 bits



**DP immediate**

OP{S} Rd, Rn, #imm8

OP => ADD, AND, ..

cmd	Instruction	Operation
0000	AND	Logical AND
0001	EOR	Logical Exclusive OR
0010	SUB	Subtract
0011	RSB	Reverse Subtract
0100	ADD	Add
0101	ADC	Add with Carry
0110	SBC	Subtract with Carry
0111	RSC	Reverse Subtract with Carry
1000	TST	Test Update flags after AND
1001	TEQ	Test Equivalence Update flags after EOR
1010	CMP	Compare Update flags after SUB
1011	CMN	Compare Negated Update flags after ADD
1100	ORR	Logical OR
1101	MOV	Move
1110	BIC	Bit Clear
1111	MVN	Move Not

Q1 a. 0x0224201C: EOR R2, R4, #0x1C




cmd	Instruction	Operation
0000	AND	Logical AND
0001	EOR	Logical Exclusive OR
0010	SUB	Subtract
0011	RSB	Reverse Subtract
0100	ADD	Add
0101	ADC	Add with Carry
0110	SBC	Subtract with Carry
0111	RSC	Reverse Subtract with Carry
1000	TST	Test Update flags after AND
1001	TEQ	Test Equivalence Update flags after EOR
1010	CMP	Compare Update flags after SUB
1011	CMN	Compare Negated Update flags after ADD
1100	ORR	Logical OR
1101	MOV	Move
1110	BIC	Bit Clear
1111	MVN	Move Not

## CG2028 Tutorial 4: Single Cycle Processor Design



### Q1 b. 0x0024201C

31	28			27	24			23	20			19	16			15	12			11	8			7	4			3	0	
0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	1	1	1	0	0



- $MUL\ R_d, R_m, R_s\ (R_d = R_m * R_s)$
- $MLA\ R_d, R_m, R_s, R_n\ (R_d = R_n + R_m * R_s)$
- $cmd = 0b0000$  for MUL,  $0b0001$  for MLA
- $M = 0b0$  -> usual DP instructions such as ADD, AND,..  
 $0b1$  -> MUL and MLA

## Q1 b. 0x0024201C: MLA R2, R12, R0, R4




- MUL Rd, Rm, Rs ( $Rd = Rm * Rs$ )
- MLA Rd, Rm, Rs, Rn ( $Rd = Rn + Rm * Rs$ )
- cmd = 0b0000 for MUL, 0b0001 for MLA
- M = 0b0 -> usual DP instructions such as ADD, AND,..  
0b1 -> MUL and MLA

## CG2028 Tutorial 4: Single Cycle Processor Design

### Q1 c. 0x0404001C

31	28	27	24	23	20	19	16	15	12	11	8	7	4	3	0
0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0





OP Rd, [Rn, #±imm8]  
OP => LDR, STR

#### ■ Encodes LDR, STR

- **op** : 0b01 for memory instructions
- **funct** : 6 control bits
- **U** : Add
  - 0b1 -> offset is positive, i.e., effective address =  $Rn + imm8$
  - 0b0 -> the offset is negative, i.e., effective address =  $Rn - imm8$
- **L** = 0b1 for load; 0b0 for store
- **PW** = 0b10
- **Rn** : base register
- **Rd** : destination (load), source (store)
- **imm8** : magnitude of offset



## Q1 c. 0x0404001C: STR R0, [R4], #-0x1C





### ■ Encodes LDR, STR

- **op** : 0b01 for memory instructions
- **funct** : 6 control bits
- **U** : Add
  - 0b1 -> offset is positive, i.e., effective address =  $Rn + imm8$
  - 0b0 -> the offset is negative, i.e., effective address =  $Rn - imm8$
- **L** = 0b1 for load; 0b0 for store
- **PW** = 0b00 -> postindex 0b01 -> unsupported  
0b10 -> offset 0b11 -> preindex
- **Rd** : destination (load), source (store)
- **imm8** : magnitude of offset

$OP\ Rd, [Rn, \# \pm imm8]$   
 $OP \Rightarrow LDR, STR$



Q1 d. 0x0804001C





B{cond} LABEL  
LABEL encoded as #±imm8

- **Encodes B{cond}**
  - **cond** : condition to be true for the branch to be taken
    - EQ = 0b0000
    - AL (always a.k.a unconditional) = 0b1110
  - **op** = 0b10 for branch instructions
  - **imm8** : 8-bit immediate encoding Branch Target Address (BTA)
    - BTA = address corresponding to LABEL = Next PC when branch taken
    - **imm8** = # of bytes BTA is away from current PC+4
  - **U** : add
    - 0b1 -> BTA = PC+4+imm8; 0b0 -> BTA = PC+4-imm8

cond	Mnemonic	Name	Condition Checked
0000	EQ	Equal	Z
0001	NE	Not equal	$\bar{Z}$
0010	CS / HS	Carry set / Unsigned higher or same	C
0011	CC / LO	Carry clear / Unsigned lower	$\bar{C}$
0100	MI	Minus / Negative	N
0101	PL	Plus / Positive of zero	$\bar{N}$
0110	VS	Overflow / Overflow set	V
0111	VC	No overflow / Overflow clear	$\bar{V}$
1000	HI	Unsigned higher	$\bar{Z}C$
1001	LS	Unsigned lower or same	$Z \text{ OR } \bar{C}$
1010	GE	Signed greater than or equal	$\overline{N \oplus V}$
1011	LT	Signed less than	$N \oplus V$
1100	GT	Signed greater than	$\bar{Z}(\overline{N \oplus V})$
1101	LE	Signed less than or equal	$Z \text{ OR } (N \oplus V)$
1110	AL (or none)	Always / unconditional	ignored

Q1 d. 0x0804001C: BEQ LABEL Where LABEL is 6 instructions before BEQ




B{cond} LABEL  
LABEL encoded as #±imm8

- Encodes B{cond}
  - cond : condition to be true for the branch to be taken
    - EQ = 0b0000
    - AL (always a.k.a unconditional) = 0b1110
  - op = 0b10 for branch instructions
  - imm8 : 8-bit immediate encoding Branch Target Address (BTA)
    - BTA = address corresponding to LABEL = Next PC when branch taken
    - imm8 = # of bytes BTA is away from current PC+4
  - U : add
    - 0b1 -> BTA = PC+4+imm8; 0b0 -> BTA = PC+4-imm8


cond	Mnemonic	Name	Condition Checked
0000	EQ	Equal	Z
0001	NE	Not equal	$\bar{Z}$
0010	CS / HS	Carry set / Unsigned higher or same	C
0011	CC / LO	Carry clear / Unsigned lower	$\bar{C}$
0100	MI	Minus / Negative	N
0101	PL	Plus / Positive of zero	$\bar{N}$
0110	VS	Overflow / Overflow set	V
0111	VC	No overflow / Overflow clear	$\bar{V}$
1000	HI	Unsigned higher	$\bar{Z}C$
1001	LS	Unsigned lower or same	$Z \text{ OR } \bar{C}$
1010	GE	Signed greater than or equal	$\overline{N \oplus V}$
1011	LT	Signed less than	$N \oplus V$
1100	GT	Signed greater than	$\bar{Z}(\overline{N \oplus V})$
1101	LE	Signed less than or equal	$Z \text{ OR } (N \oplus V)$
1110	AL (or none)	Always / unconditional	ignored

## CG2028 Tutorial 4: Single Cycle Processor Design

Q2. Annotate the bit widths for all the connections of the microarchitecture given in Slides 28 of Lecture 4.




## Q2.





## CG2028 Tutorial 4: Single Cycle Processor Design

Q3. Modify the microarchitecture given in Lecture 4 to incorporate BNE instruction. Detail the datapath and control unit modifications required, including logic expressions for new control signals / existing control signals which need to be modified, if any.



# CG2028 Tutorial 4: Single Cycle Processor Design

Q3.

31 : 28	27 : 26	25	24	23	22	21	20	19 : 8	7 : 0
Cond	Op	X	X	U	X	X	X	X	Imm8



2b10 for Branch instruction

U=1: BTA = PC+4+imm8  
U=0: BTA = PC+4-imm8

4b0000: EQ

4b0001: NE

4b1110: Always

Integrate condition codes (NE/ EQ/...) with PCSrc:

BNE: PCSrc=1 if PCS=1 and Z=0

BEQ: PCSrc=1 if PCS=1 and Z=1

