
# CG2028 COMPUTER ORGANIZATION

# TUTORIAL 4: SINGLE CYCLE PROCESSOR DESIGN


Q1. Write the assembly language instructions (consider the extended formats given in slides 37-40) corresponding to the machine codes below.

# a. 0x0224201C b. 0x0024201C c. 0x0404001C d. 0x0804001C




# Q1 a. 0x0224201C

31			28	27			24	23			20	19			16	15			12	11			8	7			4	3		_	0
0	0	0	0	0	0	1	0	0	0	1	0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	1	0	0



cmd	Instruction	Operation
0000	AND	Logical AND
0001	EOR	Logical Exclusive OR
0010	SUB	Subtract
0011	RSB	Reverse Subtract
0100	ADD	Add
0101	ADC	Add with Carry
0110	SBC	Subtract with Carry
0111	RSC	Reverse Subtract with Carry
1000	TST	Test Update flags after AND
1001	TEQ	Test Equivalence Update flags after EOR
1010	CMP	Compare Update flags after SUB
1011	CMN	Compare Negated Update flags after ADD
1100	ORR	Logical OR
1101	MOV	Move
1110	BIC	Bit Clear
1111	MVN	Move Not

# Q1 a. 0x0224201C: EOR R2, R4, #0x1C




l,	31:28	27:26 25	24:21	20	19:16	15:12	1	11:5	. 4	3:0	DP register
	Χ	op I	cmd	S	Rn	Rd		X	M	Rm	OP{S} Rd, Rn, Rm
	4 bits	2 bits	funct 6 bits		4 bits	4 bits	7	7 bits	1 bit	4 bits	OP => ADD, AND,
١.	31:28	27:26 25	24:21	20	19:16	15:12	11:8		7:0		DP immediate
	Χ	op I	cmd	S	Rn	Rd	X		imm8		OP{S} Rd, Rn, #imm8
ľ	4 bits	2 bits	funct		4 bits	4 bits	4 bits		8 bits		OP => ADD, AND,
			6 bits								

cmd	Instruction	Operation
0000	AND	Logical AND
0001	EOR	Logical Exclusive OR
0010	SUB	Subtract
0011	RSB	Reverse Subtract
0100	ADD	Add
0101	ADC	Add with Carry
0110	SBC	Subtract with Carry
0111	RSC	Reverse Subtract with Carry
1000	TST	Test Update flags after AND
1001	TEQ	Test Equivalence Update flags after EOR
1010	CMP	Compare Update flags after SUB
1011	CMN	Compare Negated Update flags after ADD
1100	ORR	Logical OR
1101	MOV	Move
1110	BIC	Bit Clear
1111	MVN	Move Not


# Q1 b. 0x0024201C

31			28	27			24	23			20	19			16	15			12	11			8	7			4	3			0
0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	1	0	0



- MUL Rd, Rm, Rs  $(Rd = Rm^*Rs)$
- MLA Rd, Rm, Rs, Rn  $(Rd = Rn + Rm^*Rs)$
- cmd = 0b0000 for MUL, 0b0001 for MLA
- M = 0b0 -> usual DP instructions such as ADD, AND,...
   0b1 -> MUL and MLA

### b. 0x0024201C: MLA R2, R12, R0, R4 Q1



31:28	27:26 25	24:21	20	19:16	15:12	11:8	7:5	4	3:0
X	op I	cmd	S	Rn	Rd	Rs	Χ	M	Rm
4 bits	2 bits	funct 6 bits		4 bits	4 bits	4 bits	3 bits	1 bit	4 bits
MIII. R	d. Rm.	Rs (	Rd:	$= Rm^*Rs$	•				

- MLA Rd, Rm, Rs, Rn  $(Rd = Rn + Rm^*Rs)$
- cmd = 0b0000 for MUL, 0b0001 for MLA
- M = 0b0 -> usual DP instructions such as ADD, AND,... 0b1 -> MUL and MLA

# Q1 c. 0x0404001C

31			28	27			24	23			20	19			16	15			12	11			8	7			4	3			0
0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0


31:28	27:26 25 24 23 22 21 20	19:16	15:12	11:8	7:0
X	op X P U X W L	Rn	Rd	X	imm8
4 bits	2 bits funct 6 bits	4 bits	4 bits	4 bits	8 bits


OP Rd, [Rn, #±imm8]

OP => LDR, STR

- Encodes LDR, STR
  - op: 0b01 for memory instructions
  - funct: 6 control bits
  - U : Add
    - 0b1 -> offset is positive, i.e., effective address = Rn + imm8
    - 0b0 -> the offset is negative, i.e., effective address = Rn imm8
  - L = 0b1 for load; 0b0 for store
  - PW = 0b10
  - Rn: base register
  - Rd: destination (load), source (store)
  - imm8 : magnitude of offset

# Q1 c. 0x0404001C: STR R0, [R4], #-0x1C





OP Rd, [Rn, #±imm8]

OP => LDR, STR

- Encodes LDR, STR
  - op : 0b01 for memory instructions
  - funct: 6 control bits
  - U : Add
    - 0b1 -> offset is positive, i.e., effective address = Rn + imm8
    - 0b0 -> the offset is negative, i.e., effective address = Rn imm8
  - L = 0b1 for load; 0b0 for store
  - PW = 0b00 -> postindex 0b01 -> unsupported 0b10 -> offset 0b11 -> preindex
  - Rd: destination (load), source (store)
  - *imm8* : magnitude of offset

# Q1 d. 0x0804001C


31			28	27			24	23			20	19			16	15			12	11			8	7			4	3			0
0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0

31:28	27:26 25 24 23 22 21 20	19:8	7:0
cond	op X X U X X X	X	imm8
4 bits	2 bits funct	12 bits	8 bits
	6 bits	į	
	o bits	B{cor	nd} LABEL
Fncod	les B{cond}	LABEI	L encoded as #±imm8

- Encodes B{cond}
  - cond : condition to be true for the branch to be taken
    - EQ = 0b0000
    - AL (always a.k.a unconditional) = 0b1110
  - op = 0b10 for branch instructions
  - *imm8*: 8-bit immediate encoding Branch Target Address (BTA)
    - BTA = address corresponding to LABEL = Next PC when branch taken
    - imm8 = # of bytes BTA is away from current PC+4
  - U : add
    - 0b1 -> BTA = PC+4+*imm8*; 0b0 -> BTA = PC+4-*imm8*

cond	Mnemonic	Name	Condition Checked
0000	EQ	Equal	Z
0001	NE	Not equal	$ar{Z}$
0010	CS / HS	Carry set / Unsigned higher or same	С
0011	CC / LO	Carry clear / Unsigned lower	$ar{\mathcal{C}}$
0100	MI	Minus / Negative	N
0101	PL	Plus / Positive of zero	$\overline{N}$
0110	VS	Overflow / Overflow set	V
0111	VC	No overflow / Overflow clear	$ar{V}$
1000	HI	Unsigned higher	Σ̄C
1001	LS	Unsigned lower or same	$Z$ OR $\bar{C}$
1010	GE	Signed greater than or equal	$\overline{N \oplus V}$
1011	LT	Signed less than	$N \oplus V$
1100	GT	Signed greater than	$\bar{Z}(\overline{N \oplus V})$
1101	LE	Signed less than or equal	$Z OR (N \oplus V)$
1110	AL (or none)	Always / unconditional	ignored
1010 1011 1100 1101	GE LT GT LE	Signed greater than or equal Signed less than Signed greater than Signed less than or equal	$ \overline{N} \oplus V $ $ N \oplus V $ $ \overline{Z}(\overline{N} \oplus V) $ $ Z OR (N \oplus V) $

# d. 0x0804001C: BEQ LABEL Where LABEL is 6 instructions before BEQ









	31:28	27:26	25	24	23	22	21	20	19:8		7:0	
	cond	ор	X	X	J	X	X	X	X		imm8	
_	4 bits	2 bits			fu	n.C.	+		12 bits		8 bits	
						bits	L			B{cond	LABEL	
	Encod	es E	3{	CC	on	ď	}			LABEL	encoded as #±imm	18

- - cond : condition to be true for the branch to be taken
    - EQ = 0b0000
    - AL (always a.k.a unconditional) = 0b1110
  - op = 0b10 for branch instructions
  - *imm8*: 8-bit immediate encoding Branch Target Address (BTA)
    - BTA = address corresponding to LABEL = Next PC when branch taken
    - imm8 = # of bytes BTA is away from current PC+4
  - U : add
    - 0b1 -> BTA = PC+4+*imm8*; 0b0 -> BTA = PC+4-*imm8*


cond	Mnemonic	Name	Condition Checked
0000	EQ	Equal	Z
0001	NE	Not equal	$ar{Z}$
0010	CS / HS	Carry set / Unsigned higher or same	С
0011	CC / LO	Carry clear / Unsigned lower	$ar{\mathcal{C}}$
0100	MI	Minus / Negative	N
0101	PL	Plus / Positive of zero	$\overline{N}$
0110	VS	Overflow / Overflow set	V
0111	VC	No overflow / Overflow clear	$ar{V}$
1000	HI	Unsigned higher	Σ̄C
1001	LS	Unsigned lower or same	$Z$ OR $\bar{C}$
1010	GE	Signed greater than or equal	$\overline{N \oplus V}$
1011	LT	Signed less than	$N \oplus V$
1100	GT	Signed greater than	$\bar{Z}(\overline{N \oplus V})$
1101	LE	Signed less than or equal	$Z OR (N \oplus V)$
1110	AL (or none)	Always / unconditional	ignored


Q2. Annotate the bit widths for all the connections of the microarchitecture given in Slides 28 of Lecture 4.





Q3. Modify the microarchitecture given in Lecture 4 to incorporate BNE instruction. Detail the datapath and control unit modifications required, including logic expressions for new control signals / existing control signals which need to be modified, if any.





2b10 for Branch U=1: BTA = PC+4+imm8 instruction U=0: BTA = PC+4-imm8

4b0000: EQ 4b0001: NE

4b1110: Always

Integrate condition codes (NE/

EQ/...) with PCSrc:

BNE: PCSrc=1 if PCS=1 and Z=0

BEQ: PCSrc=1 if PCS=1 and Z=1

