


3. The 74'74B is an integrated circuit containing negative-edge triggered D flip-flops with synchronous set and asynchronous reset inputs. The D flip-flop receives four 1-bit input signals, **D**, **CLK**, **S**, **CLR** and produces two 1-bit output signals, **Q** and **QB**. Write a Verilog program that implements the D flip-flop according to the characteristic table shown below.

CLK	CLR	S	D	Q ⁺
X	0	X	X	0
↓	1	0	X	1
↓	1	1	0	0
↓	1	1	1	1




4. The circuit as shown below is a linear feedback shift register (LFSR), commonly used as a Random Number Generator in hardware implementations.

The input bit to the chain of FFs is a function of its previous output. LFSRs are able to generate pseudo-random bit sequences which also have applications in games, cryptography, bit-error-rate measurements to wireless communication systems.

The LFSR below receives two 1-bit inputs, CLK and RST and generates a 4-bit output Q. The RST signal sets the output of the LFSR to 4'b000 asynchronously when enabled.

The D flip-flops used are positive-edge triggered with asynchronous active high clear.



Write a Verilog program that implements the LFSR according to the circuit above. Simulate / work out the operation of the circuit to work out the bit sequence of Q.