

SEQUENTIAL CIRCUITS - II



©COPYRIGHT CHUA DINGJUAN. ALL RIGHTS RESERVED.



Counters

Asynchronous : Circuit elements do **not** get the clock input simultaneously

Synchronous Counters: Circuit elements get the clock input simultaneously

☆ All J & K inputs HIGH
⇒ FF outputs toggle!

Ripple Counter (Asynchronous):



Counters : Mod - X

- Each FF successively halves the input clock frequency
- The 4-bit counter counts from 0000 (0) → 1111(15)
→ 16 distinct count states ⇒ called **a mod-16 counter**
- N x FFs connected this way will have 2^N states ⇒ mod- 2^N

How to obtain a counter with **mod-X** < 2^N ?



1. Assume counter starts from 0
2. Identify FFs that will be in HIGH state when count = X
3. Feed those FFs outputs to a **NAND** gate
4. Connect **NAND** gate output to **asynchronous CLR**

CLK	CLR	J	K	Q ⁺
X	L	X	X	L
↓	H	L	L	Q
↓	H	L	H	L
↓	H	H	L	H
↓	H	H	H	\bar{Q}

Mod-6 Asynchronous Counter

1) How many FFs ? 3

2) Clear at output = ? 6



Mod-? Counters

DC BA

0000

0001

0010

0011

0100

0101

0110

0110

1000

1001

1010


1011

1100

1101


1110

1111



MOD-14 Counter

detects '111X'



MOD-10 Counter

detects '1X1X'



Decade / BCD counter: counts up in ordinary binary sequence


0000 → 1001

Ripple counters considered so far, counted up↑.

How to make them count down↓?



Count Down Ripple Counter...

To count down : connect complements of FF outputs to clock inputs of succeeding FFs



$t_{pd} \rightarrow$ limiting frequency


- Ripple counters are very easy to implement
- But they have a major drawback \rightarrow they cannot operate beyond a **limiting frequency**
- Due to *propagation delays* of the FFs in the chain adding up:
 1. Clock input FF₁: t_0
 2. Clock input FF₂: $t_0 + \Delta t_{pd}$
 3. Clock input FF₃: $t_0 + 2 * \Delta t_{pd}$
 4. Clock input FF_N: $t_0 + (n - 1) * \Delta t_{pd}$
 \rightarrow the n th FF changes state at $n * \Delta t_{pd}$ after t_0



For proper operation:

$$T_{clock} \geq n * \Delta t_{pd}$$

$$f_{max} \leq 1 / n * \Delta t_{pd}$$




○ How do we solve this problem?

The '100' condition does **not** occur.

Synchronous (Parallel) Counters

Mod-16 Synchronous Parallel Counter :




B toggles when A = 1


C toggles when AB = 1

D toggles when ABC = 1

Count	D	C	B	A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1
0	0	0	0	0
	c	o	n	t


- Since all FFs are triggered simultaneously by the clock, this counter can operate at higher frequencies.
- Total delay = $\Delta t_{pd} \text{ (FF)} + \Delta t_{pd} \text{ (AND)}$
- Operating frequency is irrespective of the number of FFs
- Disadvantages? – more gates!





Counting Down...

What about a count down mod-16 counter ?




B toggles when A=0

C toggles when AB=0

D toggles when ABC=0

Count	D	C	B	A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1
0	0	0	0	0
	c	o	n	t




- $$\begin{aligned} J, K_{\text{FFB}} &= A \\ J, K_{\text{FFC}} &= A \cdot B \end{aligned}$$
- Turning Down
- $$\begin{aligned} J, K_{\text{FFB}} &= \bar{A} \\ J, K_{\text{FFC}} &= \bar{A} \cdot \bar{B} \end{aligned}$$

Example (D Flip-Flops)

CLK	D	Q ⁺
↑	0	0
↑	1	1

Mod-8 Count-Up Counter Using D-FFs:



Count	C	B	A
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
0	0	0	0
c	o	n	t



$$D_A = \bar{A}$$

$$D_B = A \oplus B$$


$$D_C = A\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}C + \bar{A}BC$$

Synchronous Counters (DFF)


CLK	D	Q ⁺
↑	0	0
↑	1	1



$$A \oplus B$$



$$ABC\bar{C} + \bar{A}\bar{B}C + \bar{A}BC + \bar{A}\bar{B}C$$



0 1 0 1 0 1 0 1 0

0 0 1 1 0 0 1 1 0

0 0 0 0 1 1 1 1 0

0 1 2 3 4 5 6 7 0

$$A\bar{B}$$

$$\bar{A}B$$

$$ABC\bar{C}$$

$$\bar{A}\bar{B}C$$

$$\bar{A}BC$$

$$ABC$$

Verilog!

- Incrementing / Counting is easy in Verilog! → `COUNT <= COUNT + 1;`
- What about the following features?
 - Positive / Negative clock edge triggered
 - Counting Up / Counting Down
 - mod-X Counters
 - Synchronous / Asynchronous Resets
 - Synchronous / Asynchronous Presets

```
module counter(input clear, clk, output reg [3:0] q);
```

```
always @ (posedge clk) begin
```

```
    q <= clear ? (q - 1) : 4'b0000;
```

```
end
```

```
endmodule
```

○ What counter does this code describe?

1. Positive/Negative Edge clock triggered?
2. Asynchronous / Synchronous Clear?
3. Count Up / Down Counter ?