# EE2026 Digital Design

Chua Dingjuan elechuad@nus.edu.sg

#### **Module Outline**

#### Part 1

- Number systems
- Boolean Algebra and logic gates
- Gate-level design and minimization
- Combinational logic circuits and design
- Logic IC family

#### Part 2

- Sequential logic circuits
  - Flip-Flops, Counters, (Shift Registers)
- Verilog review
- Verilog behavioral and structural modeling
- Digital finite state machine design
- Modeling of FSMs using Verilog

#### **Expected Learning Outcomes**

- Able to design basic sequential logic circuits using flip-flops.
- Able to design, build and test digital systems using FPGAs.
- Able to design, model and simulate digital logic circuits using Verilog.
- Able to design and model simple state machines based on the FSM approach.

#### **EE2026 Tutorial & Lab Schedule**


Week	Tutorials	Lab	Quiz
WK 6		Lab 3 – Sequential Circuits 1	
Recess Week			
WK7	Tutorial – 6	Lab 4 – Sequential 2	
WK8	Tutorial – 7	Project Lab 1	
WK9	Tutorial – 8	Project Lab 2	
WK10	Tutorial – 9	Project Lab 3	
WK11	Tutorial – 10		
WK12		Project Lab 4 / Project Evaluation	
WK13			Final Quiz


## SEQUENTIAL CIRCUITS - I

©COPYRIGHT CHUA DINGJUAN. ALL RIGHTS RESERVED.



#### Design a circuit to do this >>






#### What is missing?

- Remembering the previous <u>state</u> of the bulb → MEMORY
- 2) Responding to an input EVENT (cf. input value)

## **Sequential Logic Circuits?**

#### **Combinational Logic Circuits:**

Outputs depend on current inputs



#### **Sequential Logic Circuits:**

- Outputs depend on current and previous inputs → Memory!
- Requires separation of previous, current, future : <u>states</u>
- O 2 Types of sequential circuits:


Synchronous	Asynchronous	
Clocked: need a clock input	Unclocked	
Responds to inputs at discrete time instants governed by a clock input	Responds whenever input signals change	

## SR Flip-flop (FF)

The simplest memory element has two stable states:

*Flip-Flop* (FF) → it can store 1 bit of information

Most basic FF: Set-Reset (SR) Flip-flop / Latch




S	R	Output	Q+	
0	0			
0	1			
1	0			
1	1			
0 0 is the <b>rest state</b>				

Implemented with NOR / NAND gates



## SR Flip-flop (FF)




**NOR Implementation** 

S	R	Output Q
0	0	
0	1	
1	0	
1	1	


Α	В	NOR

## SR Flip-flop (FF)

- FF can record and store transient events.
- Switching is not instantaneous → propagation delays



S	R	Output		
0	0	Hold		
0	1	Q = 0		
1	0	Q = 1		
1	1	Invalid		
0 0 is the <b>rest state</b>				




1) Assume that the *rest state* is:

$$S = R = 0$$
; let  $Q = 0$ ,  $\overline{Q} = 1$ 

2) If  $S \rightarrow \square$  while  $R = 0 \Rightarrow Q = 1$ ,  $\overline{Q} = 0$ , i.e., the event (S going high) is recorded and stored as Q = 1.

#### A Simple Application...






- Mechanical switches bounce before settling down which may cause problems as inputs.
- Switch debouncing is a common use of S-R FFs.

S	R	Output		
0	0	Hold		
0	1	Q = 0		
1	0	Q = 1		
1 1 Invalid				
0 0 is the <b>rest state</b>				

#### **JK FF**

The JK FF is based on SR with 2 improvements: \_\_\_\_\_ & \_\_\_\_\_




				_	
CLK	J	K	Q	Q <sup>+</sup>	
<b>↑</b>	0	0	0	0	
<b>↑</b>	0	0	1	1	
<b>↑</b>	0	1	0	0	
<b>↑</b>	0	1	1	0	
<b>↑</b>	1	0	0	1	
<b>↑</b>	1	0	1	1	
<b>↑</b>	1	1	0	1	
<b>↑</b>	1	1	1	0	
characteristic table					

#### The JK FF is a synchronous circuit:


- Clock input is a controlling input.
   It specifies when circuit read inputs / change outputs.
- Synchronous circuits respond only at the \_\_\_\_\_ clock edges
   i.e., LOW → HIGH, HIGH → LOW transitions
- At any other time, changing inputs have no effect on the output.

## Respond @ Active Clock Edges



- When inputs don't change → FF outputs don't change.
- If inputs change -> FF output changes state only at active clock edge.

## **FF Timing Parameters**



 $t_{setup}$ : minimum time before the *active* clock

edge by which FF inputs must be stable.

 $t_{hold}$ : minimum time inputs must be stable after

active clock edge

 $t_{nHI}$ : time taken for FF output to change state

from High to Low.

t<sub>n/H</sub>: time taken for FF output to change state


from Low to High.

Thus, input changes must meet required setup & hold times of device == Operating Speed of device

http://www.ti.com/product/SN74LS107A


## Commercially Available JK FFs





CLK CLRJKQ+XLXX $\downarrow$ HLQ $\downarrow$ HLH $\downarrow$ HHLH $\downarrow$ HHH $\overline{\mathbb{Q}}$ 


74'107 with asynchronous clear



74'109 with direct set & direct clear


CLK	PR	CLR	J	K	Q <sup>+</sup>
X	L	Н	X	Χ	Н
X	Н	L	X	X	L
Χ	L	L	X	Χ	not allowed
$\overline{}$	Н	Н	L	L	Q
$\downarrow$	Н	Н	L	Н	L
$\downarrow$	Н	Н	Н	L	H
$\downarrow$	Н	Н	Н	Н	$\overline{\mathbf{Q}}$

## Other Flip-Flops...




Since T Flip-flops are easy to construct from other FFs, they are not available commercially.

## **Verilog Time! – D-FF**



## **Verilog Time! – D-FF**



```
        CLK
        D
        Q+

        ↑
        0
        0

        ↑
        1
        1
```

```
always @ (posedge clock)
```

begin

end

↑ always @ (posedge \_\_)

 $\downarrow$  always @ (negedge \_\_\_)

endmodule

#### Some notes on: always & reg

#### Registers

- Anything assigned in an always block must be type reg
- In Verilog, the term register (reg) simply means a variable that can hold a value
- Values of registers can be changed instantaneously. This is different from the wire type!

#### **Always Block**

- Conceptually, the always block runs once when a signal in sensitivity list changes value.
- Statements within always block are executed sequentially.
- begin and end behave like parentheses/brackets
- o No assign!

## **Summary**

- SR Flip Flop & Applications
- JK Flip Flop
- FF Timing Parameters
- Commercial JK Flip Flops
- Verilog description of D Flip Flop

#### **Practice Question**

Given the circuit diagram below, complete the timing diagram below by filling in Q and  $\overline{Q}$ . Assume that the initial value of Q is '0' and include all propagation delays.

