

SEQUENTIAL CIRCUITS - I

©COPYRIGHT CHUA DINGJUAN. ALL RIGHTS RESERVED.



Design a circuit to do this >>






What is missing?

- Remembering the previous <u>state</u> of the bulb → MEMORY
- 2) Responding to an input EVENT (cf. input value)

Sequential Logic Circuits?

Combinational Logic Circuits:

Outputs depend on current inputs



Sequential Logic Circuits:

- Outputs depend on current and previous inputs
 Memory!
- Requires separation of previous, current, future : <u>states</u>
- O 2 Types of sequential circuits:


Synchronous	Asynchronous
Clocked: need a clock input	Unclocked
Responds to inputs at discrete time instants governed by a clock input	Responds whenever input signals change



The simplest memory element has two stable states :


Flip-Flop (FF) → it can store 1 bit of information

Most basic FF: Set-Reset (SR) Flip-flop / Latch



S	R	Output	Q+
0	0		
0	1		
1	0		
1	1		
0 0 is the rest state			


Implemented with NOR / NAND gates



NOR Implementation


S	R	Output Q
0	0	
0	1	Q = 0
1	0	
1	1	

Α	В	NOR
0	0	1
0	1	0
1	0	0
1	1	0




S	R	Output Q
0	0	
0	1	Q = 0
1	0	Q = 1
1	1	

Α	В	NOR
0	0	1
0	1	0
1	0	0
1	1	0




S	R	Output Q
0	0	No Change
0	1	Q = 0
1	0	Q = 1
1	1	

Α	В	NOR
0	0	1
0	1	0
1	0	0
1	1	0



S	R	Output Q
0	0	No Change
0	1	Q = 0
1	0	Q = 1
1	1	

Α	В	NOR
0	0	1
0	1	0
1	0	0
1	1	0



S	R	Output Q
0	0	Hold
0	1	Q = 0
1	0	Q = 1
1	1	Invalid


Α	В	NOR
0	0	1
0	1	0
1	0	0
1	1	0



The simplest memory element has two stable states:

Flip-Flop (FF) → it can store 1 bit of information

Most basic FF: Set-Reset (SR) Flip-flop / Latch



1	0	Q = 1	
1	1	Invalid	
	(0 0 is the rest sta	te

Output

Hold

Q = 0

Q+

Q

0

Invalid

S

0


0

R


0

Implemented with NOR / NAND gates

- FF can record and store transient events.
- Switching is not instantaneous → propagation delays



S	R	Output			
0	0	Hold			
0	1	Q = 0 Q = 1			
1	0				
1	1	1 Invalid			
0	0 0 is the rest state				



1) Assume that the *rest state* is:


$$S = R = 0$$
; let $Q = 0$, $\overline{Q} = 1$

2) If $S \rightarrow Q$ while $R = 0 \Rightarrow Q = 1$, $\overline{Q} = 0$, i.e., the event (S going high) is recorded and stored as Q = 1.

Digital Fundamentals

A Simple Application...






- Mechanical switches bounce before settling down which may cause problems as inputs.
- Switch debouncing is a common use of S-R FFs.


S	R	Output			
0 0		Hold			
0	1	Q = 0			
1 0 Q = 1		Q = 1			
1	1 1 Invalid				
0 0 is the rest state					





A Simple Application...












Debounced Signal

S	R	Output		
0	0	Hold		
0	1	Q = 0		
1	0	Q = 1		
1	1	Invalid		

0 0 is the rest state

JK FF

The JK FF is based on SR with 2 improvements: <u>CLK</u> & <u>TOGGLE</u>




CLK	J	K	Q	Q ⁺	
↑	0	0	0	0	
↑	0	0	1	1	
↑	0	1	0	0	
↑	0	1	1	0	
↑	1	0	0	1	
↑	1	0	1	1	
↑	1	1	0	1	
↑	1	1	1	0	
characteristic table					

The JK FF is a synchronous circuit:


- Clock input is a controlling input.
 It specifies when circuit read inputs / change outputs.
- Synchronous circuits respond only at the <u>active</u> clock edges i.e., LOW \rightarrow HIGH, HIGH \rightarrow LOW transitions






At any other time, changing inputs have no effect on the output.

Respond @ Active Clock Edges



- When inputs don't change → FF outputs don't change.
- If inputs change -> FF output changes state only at active clock edge.

FF Timing Parameters



 t_{setup} : minimum time before the *active* clock

edge by which FF inputs must be stable.

 t_{hold} : minimum time inputs must be stable after

active clock edge

 t_{nHI} : time taken for FF output to change state

from High to Low.

 t_{pLH} : time taken for FF output to change state

from Low to High.


What happens if inputs change state right at the active clock transition? Answer: output is <u>unpredictable</u>

Thus, input changes must meet required setup & hold times of device == Operating Speed of device


http://www.ti.com/lit/ds/symlink/sn74107.pdf

Commercially Available JK FFs


CLK CLR



Q⁺




74'107 with asynchronous clear



74'109 with direct set & direct clear


CLK	PR	CLR	J	K	Q ⁺
X	L	Н	X	Χ	Н
X	Н	L	X	X	L
Χ	L	L	X	Χ	not allowed
$\overline{}$	Н	Н	L	L	Q
\downarrow	Н	Н	L	Н	L
\downarrow	Н	Н	Н	L	H
\downarrow	Н	Н	Н	Н	$\overline{\mathbf{Q}}$

Other Flip-Flops...





Since T Flip-flops are easy to construct from other FFs, they are not available commercially.

Verilog Time! – D-FF



Verilog Time! – D-FF





```
↑ always @ (posedge __)
```

```
↓ always @ (negedge ___)
```

```
always @ (posedge clock)
```

begin

$$q \le d;$$

end

endmodule

Some notes on: always & reg

Registers

- Anything assigned in an always block must be type reg
- In Verilog, the term register (reg) simply means a variable that can hold a value
- Values of registers can be changed instantaneously. This is different from the wire type!

Always Block

- Conceptually, the always block runs once when a signal in sensitivity list changes value.
- Statements within always block are executed sequentially.
- begin and end behave like parentheses/brackets
- o No assign!

Summary

- SR Flip Flop & Applications
- JK Flip Flop
- FF Timing Parameters
- Commercial JK Flip Flops
- Verilog description of D Flip Flop

Practice Question

Given the circuit diagram below, complete the timing diagram below by filling in Q and \overline{Q} . Assume that the initial value of Q is '0' and include all propagation delays.

