

# Mo, Jianqiao

(+86) 1377-075-8191      jq.mo@nyu.edu / jqmo@smail.nju.edu.cn

## EDUCATION

- 
- |   |                   |
|---|-------------------|
| <b>Tandon School of Engineering, New York University</b>  | Sep 2020-Present  |
| <ul style="list-style-type: none"><li>➤ PhD in Electrical and Computer Engineering (ECE)</li><li>➤ Advised by Prof. Brandon Reagen</li></ul>                      |                   |
| <b>School of Electronic Science and Engineering (ESE), Nanjing University</b>   | Sep 2016-Jul 2020 |
| <ul style="list-style-type: none"><li>➤ Bachelor in Electronic Information Science and Technology</li><li>➤ GPA: 4.57/5.0 (91.4/100); Ranking: 3rd / 71</li></ul> |                   |

## PUBLICATIONS

- 
- Meiqi Wang, **Jianqiao Mo**, Jun Lin, Zhongfeng Wang, and Li Du, “DynExit: Dynamic Early-Exit Strategy for Deep Residual Networks”, *2019 IEEE Workshop on Signal Processing Systems (SiPS)*, Oct 2019
    - **Received Best Paper Award (the first prize)**

## RESEARCH EXPERIENCES

- 
- ICAIS Lab** | Nanjing University | Research Assistant
- Advisors: Professor Zhongfeng Wang, Associate Professor Jun Lin, ESE of NJU*
- Research on Early Exit Mechanism of deep network: Mar 2019-Mar 2020
- Early-Exit mechanism (BranchyNet): accelerate inference, reduce latency and cut down energy cost
  - DynExit: Applied a dynamic loss-weight modification strategy for BranchyNet to adaptively modify the ratios of different exit branches and find a trade-off between accuracy and cost
  - Achieved remarkable performance on CIFAR-100/ImageNet dataset: we achieved standard or better performance compared to the state-of-the-art approaches at 43.6% FLOPs reduction
  - Developed an architecture to speed up the dynamic Early-Exit Strategy, which was evaluated on Xilinx Zynq-7000 ZC706 development board
  - Paper accepted by 2019 IEEE SiPS (**Best Paper Award, the first prize**)
- Electronic Design Competition of China** | Electrotechnics Center, NJU | Captain Aug 2017
- Advisors: Associate Prof. Jianjun Zhuang, Associate Prof. Jian Gao, ESE of NJU*
- Designing a Ball & Plate Apparatus based on PID fuzzy control system; apparatus lead the ball to some specific positions by adjusting the slope of the plate according to the coordinate of the ball captured by a camera
  - Designed the signal processor and PID control system on STM32-F107 microcomputer
  - Processed the image signal on Raspberry-Pi with Python
  - Completed the 4-days competition and received 2<sup>nd</sup> prize in Jiangsu Province, China

## AWARDS & HONORS

---

|   |                   |
|---|-------------------|
| The Samsung Scholarship (given to 18 students out of the whole university)  | Dec 2018          |
| The People's Scholarship (by Nanjing University)                            | Nov 2017          |
| National Electronic Design Competition, the Second Prize (Jiangsu Province) | Sep 2017          |
| Outstanding Student of Nanjing University (given to 8 students in ESE)      | Jan 2018          |
| The Student Fund Promoting Ambassador of Nanjing University                 | Jan 2018-Jun 2018 |
| The China Merchants Bank Scholarship  | Oct 2019          |

## WORKING EXPERIENCE & EXPERIMENT PROJECTS

---

|  |                   |
|--|-------------------|
| <b>Jiangsu Changjiang Electronics Technology Co., Ltd</b>   Wuxi, Jiangsu Province   Trainee   | Jul 2018-Aug 2018 |
| <i>Advisors: Prof. Yugang Zhou, ESE of NJU</i>   |                   |
| <ul style="list-style-type: none"><li>➤ Visited the JCET as a member of The Electronic Engineering Elite Program, Nanjing University</li><li>➤ Went through the whole assembly line in the chip packaging and testing workshop</li></ul> |                   |
| <b>Experiments of AM Circuits</b>  | Dec 2018          |
| <ul style="list-style-type: none"><li>➤ Implement an Amplitude Modulation (AM) transmitter and receiver system on circuit board</li></ul>  |                   |
| <b>Fundamentals of Hardware Design (Experiment)</b>  | Jun 2019          |
| <ul style="list-style-type: none"><li>➤ Coded with Verilog HDL, designed an 8-bit RISC CPU and accomplished the task of verification</li></ul>   |                   |

## ACTIVITIES

---

|   |                   |
|---|-------------------|
| <b>The Student Fund Promoting Ambassador</b>   Nanjing University   | Jan 2018-Jun 2018 |
| <ul style="list-style-type: none"><li>➤ Responsible for publicizing the funding policy of university</li><li>➤ Publicized the funding policy in high school</li></ul> |                   |
| <b>Student Union   Academic Department</b>   School of ESE, Nanjing University  | Sep 2016-Jun 2017 |
| <ul style="list-style-type: none"><li>➤ Member of Academical Department</li><li>➤ Organized academic forums for the professors in School of ESE</li></ul>             |                   |

## PROFESSIONAL SKILLS

- 
- Programming Languages: C/C++, Matlab, Python, Assembly language, Verilog
  - TOEFL: 103/120 (Listening: 28, Reading: 28, Speaking: 21, Writing: 26)
  - TOEFL MyBest™ Scores: 105/120 (Listening: 28, Reading: 28, Speaking: 23, Writing: 26)