

Digital Standard Cell Library

SAED_EDK90_CORE

DATABOOK



Revision : 1.4
Technology : SAED90nm
Process : SAED90nm 1P9M 1.2v / 2.5v

TABLE OF CONTENTS

1. Introduction	11
2. General Information	11
3. Operating conditions	16
4. Input signal slope, standard load and drive strengths	16
5. AC Characteristics	17
5.1. Characterization corners	17
5.2. The values of Output Load and Input Slope	19
6. Digital Standard Library Cells List	19
7. Digital Standard Cell Library Deliverables	26
8. Physical structure of digital cell	26
9. Descriptions of Digital Standard Cells	30
10. Revision history	100

LIST OF TABLES

Table 2.1. Symbols of logic elements' states	11
Table 2.2. DC Parameters and measurement conditions of digital cells	12
Table 2.3. AC Parameters and measurement conditions of digital cells	14
Table 3.1. Operating conditions	16
Table 4.1. Definition of drive strength	17
Table 5.1. Characterization Corners	17
Table 5.2. Additional simulation corners	18
Table 5.3. The values used for characterization	19
Table 5.4. The used values for calculating Setup/Hold Times	19
Table 6.1. Digital Standard Library Cells List	19
Table 7.1. Digital Standard Cell Library deliverables	26
Table 8.1. Physical structure dimensions	30
Table 9.1. Inverter Truth Table	31
Table 9.2. Inverter Electrical Parameters and Areas	31
Table 9.3. Inverting Buffer Truth Table	31
Table 9.4. Inverting Buffer Electrical Parameters and Areas	31
Table 9.5. Non-inverting Buffer Truth Table	32
Table 9.6. Non-inverting Buffer Electrical Parameters and Areas	32
Table 9.7. Tri-state Non-inverting Buffer w/ High-Active Enable Truth Table	32
Table 9.8. Tri-state Non-inverting Buffer w/ High-Active Enable Electrical Parameters and Areas	33
Table 9.9. AND Truth Table (n=2,3,4)	33
Table 9.10. AND Electrical Parameters and Areas	33
Table 9.11. NAND Truth Table (n=2,3,4)	34
Table 9.12. NAND Electrical Parameters and Areas	34
Table 9.13. OR Truth Table (n=2,3,4)	35
Table 9.14. OR Electrical Parameters and Areas	35
Table 9.15. NOR Truth Table (n=2,3,4)	35
Table 9.16. NOR Electrical Parameters and Areas	36
Table 9.17. XOR Truth Table (n=2,3)	36
Table 9.18. XOR Electrical Parameters and Areas	36
Table 9.19. XNOR Truth Table (n=2,3)	37
Table 9.20. XNOR Electrical Parameters and Areas	37
Table 9.21. AND-OR 2/1 Truth Table	37
Table 9.22. AND-OR 2/1 Electrical Parameters and Areas	38
Table 9.23. AND-OR 2/2 Truth Table	38
Table 9.24. AND-OR 2/2 Electrical Parameters and Areas	38
Table 9.25. AND-OR 2/2/1 Truth Table	39
Table 9.26. AND-OR 2/2/1 Electrical Parameters and Areas	39
Table 9.27. AND-OR 2/2/2 Truth Table	40
Table 9.28. AND-OR 2/2/2 Electrical Parameters and Areas	40
Table 9.29. AND-OR-Invert 2/1 Truth Table	41
Table 9.30. AND-OR-Invert 2/1 Electrical Parameters and Areas	41
Table 9.31. AND-OR-Invert 2/2 Truth Table	41
Table 9.32. AND-OR-Invert 2/2 Electrical Parameters and Areas	42
Table 9.33. AND-OR-Invert 2/2/1 Truth Table	42
Table 9.34. AND-OR-Invert 2/2/1 Electrical Parameters and Areas	43

Table 9.35. AND-OR-Invert 2/2/2 Truth Table	43
Table 9.36. AND-OR-Invert 2/2/2 Electrical Parameters and Areas	43
Table 9.37. OR-AND 2/1 Truth Table	44
Table 9.38. OR-AND 2/1 Electrical Parameters and Areas	44
Table 9.39. OR-AND 2/2 Truth Table	45
Table 9.40. OR-AND 2/2 Electrical Parameters and Areas	45
Table 9.41. OR-AND 2/2/1 Truth Table	45
Table 9.42. OR-AND 2/2/1 Electrical Parameters and Areas	46
Table 9.43. OR-AND 2/2/2 Truth Table	46
Table 9.44. OR-AND 2/2/2 Electrical Parameters and Areas	47
Table 9.45. OR-AND-INVERT 2/1 Truth Table	47
Table 9.46. OR-AND-INVERT 2/1 Electrical Parameters and Areas	47
Table 9.47. OR-AND-INVERT 2/2 Truth Table	48
Table 9.48. OR-AND-INVERT 2/2 Electrical Parameters and Areas	48
Table 9.49. OR-AND-INVERT 2/2/1 Truth Table	49
Table 9.50. OR-AND-INVERT 2/2/1 Electrical Parameters and Areas	49
Table 9.51. OR-AND-INVERT 2/2/2 Truth Table	50
Table 9.52. OR-AND-INVERT 2/2/2 Electrical Parameters and Areas	50
Table 9.53. Multiplexer 2 to 1 Truth Table	50
Table 9.54. Multiplexer 2 to 1 Electrical Parameters and Areas	51
Table 9.55. Multiplexer 4 to 1 Truth Table	51
Table 9.56. Multiplexer 4 to 1 Electrical Parameters and Areas	51
Table 9.57. Decoder 2 to 4 Truth Table	52
Table 9.58. Decoder 2 to 4 Electrical Parameters and Areas	52
Table 9.59. Half Adder 1-Bit Truth Table	53
Table 9.60. Half Adder 1-Bit Electrical Parameters and Areas	53
Table 9.61. Full Adder 1-Bit Truth Table	53
Table 9.62. Full Adder 1-Bit Electrical Parameters and Areas	54
Table 9.63. Pos Edge DFF Transition Table	54
Table 9.64. Pos Edge DFF Electrical Parameters and Areas	54
Table 9.65. Pos Edge DFF w/Async Low-Active Set Transition Table	55
Table 9.66. Pos Edge DFF w/Async Low-Active Set Electrical Parameters and Areas	55
Table 9.67. Pos Edge DFF w/Async Low-Active Reset Transition Table	56
Table 9.68. Pos Edge DFF w/Async Low-Active Reset Electrical Parameters and Areas	56
Table 9.69. Pos Edge DFF w/Async Low-Active Set & Reset Transition Table	56
Table 9.70. Pos Edge DFF w/Async Low-Active Set & Reset Electrical Parameters and Areas	57
Table 9.71. Pos Edge DFF w/ Sync Low-Active Set & Reset Transition Table	57
Table 9.72. Pos Edge DFF w/ Sync Low-Active Set & Reset Electrical Parameters and Areas	58
Table 9.73. Neg Edge DFF Transition Table	58
Table 9.74. Neg Edge DFF Electrical Parameters and Areas	58
Table 9.75. Neg Edge DFF w/Async Low-Active Set Transition Table	59
Table 9.76. Neg Edge DFF w/Async Low-Active Set Electrical Parameters and Areas	59
Table 9.77. Neg Edge DFF w/Async Low-Active Reset Transition Table	60
Table 9.78. Neg Edge DFF w/Async Low-Active Reset Electrical Parameters and Areas	60
Table 9.79. Neg Edge DFF w/Async Low-Active Set & Reset Transition Table	60
Table 9.80. Neg Edge DFF w/Async Low-Active Set & Reset Electrical Parameters and Areas	61
Table 9.81. Neg Edge DFF w/Async Low-Active Set & Reset, Only Q out Transition Table	61
Table 9.82. Neg Edge DFF w/Async Low-Active Set & Reset, Only Q out Electrical Parameters and Areas	62

Table 9.83. Neg Edge DFF w/Async Low-Active Set & Reset, Only QN out Transition Table....	62
Table 9.84. Neg Edge DFF w/Async Low-Active Set & Reset, Only QN out Electrical Parameters and Areas	63
Table 9.85. Scan Pos Edge DFF Transition Table	63
Table 9.86. Scan Pos Edge DFF Electrical Parameters and Areas	63
Table 9.87. Scan Pos Edge DFF w/Async Low-Active Set Transition Table	64
Table 9.88. Scan Pos Edge DFF w/Async Low-Active Set Electrical Parameters and Areas.....	64
Table 9.89. Scan Pos Edge DFF w/Async Low-Active Reset Transition Table	65
Table 9.90. Scan Pos Edge DFF w/Async Low-Active Reset Electrical Parameters and Areas.	65
Table 9.91. Scan Pos Edge DFF w/Async Low-Active Set & Reset Transition Table.....	66
Table 9.92. Scan Pos Edge DFF w/Async Low-Active Set & Reset Electrical Parameters and Areas	66
Table 9.93. Scan Pos Edge DFF w/Async Low-Active Set & Reset, Q, QN & S0 outs Transition Table	67
Table 9.94. Scan Pos Edge DFF w/Async Low-Active Set & Reset, Q, QN & S0 outs Electrical Parameters and Areas	67
Table 9.95. Scan Pos Edge DFF w/ Sync Low-Active Set & Reset Transition Table	68
Table 9.96. Scan Pos Edge DFF w/ Sync Low-Active Set & Reset Electrical Parameters and Areas	68
Table 9.97. Scan Neg Edge DFF Transition Table	68
Table 9.98. Scan Neg Edge DFF Electrical Parameters and Areas	69
Table 9.99. Scan Neg Edge DFF w/Async Low-Active Set Transition Table	69
Table 9.100. Scan Neg Edge DFF w/Async Low-Active Set Electrical Parameters and Areas ..	70
Table 9.101. Scan Neg Edge DFF w/Async Low-Active Reset Transition Table	70
Table 9.102. Scan Neg Edge DFF w/Async Low-Active Reset Electrical Parameters and Areas	71
Table 9.103. Scan Neg Edge DFF w/Async Low-Active Set & Reset Transition Table	71
Table 9.104. Scan Neg Edge DFF w/Async Low-Active Set & Reset Electrical Parameters and Areas	72
Table 9.105. RS-NAND Latch Transition Table	72
Table 9.106. RS-NAND Latch Electrical Parameters and Areas	72
Table 9.107. High-Active Latch Transition Table	73
Table 9.108. High-Active Latch Electrical Parameters and Areas	73
Table 9.109. High-Active Latch w/ Async Low-Active Set Transition Table	74
Table 9.110. High-Active Latch w/ Async Low-Active Set Electrical Parameters and Areas	74
Table 9.111. High-Active Latch w/ Async Low-Active Reset Transition Table	74
Table 9.112. High-Active Latch w/ Async Low-Active Reset Electrical Parameters and Areas ..	75
Table 9.113. High-Active Latch w/ Async Low-Active Set & Reset Transition Table	75
Table 9.114. High-Active Latch w/ Async Low-Active Set & Reset Electrical Parameters and Areas	76
Table 9.115. High-Active Latch w/ Async Low-Active Set & Reset only Q out Transition Table .	76
Table 9.116. High-Active Latch w/ Async Low-Active Set & Reset only Q out Electrical Parameters and Areas.....	77
Table 9.117. High-Active Latch w/ Async Low-Active Set & Reset only QN out Transition Table	77
Table 9.118. High-Active Latch w/ Async Low-Active Set & Reset only QN out Electrical Parameters and Areas.....	78
Table 9.119. Clock Gating cell w/ Latched Pos Edge Control Post Truth Table	78

Table 9.120. Clock Gating cell w/ Latched Pos Edge Control Post Electrical Parameters and Areas	79
Table 9.121. Clock Gating cell w/ Latched Neg Edge Control Post Truth Table	79
Table 9.122. Clock Gating cell w/ Latched Neg Edge Control Post Electrical Parameters and Areas	80
Table 9.123. Clock Gating cell w/ Latched Pos Edge Control Pre Truth Table	80
Table 9.124. Clock Gating cell w/ Latched Pos Edge Control Pre Electrical Parameters and Areas	81
Table 9.125. Clock Gating cell w/ Latched Neg Edge Control Pre Truth Table	81
Table 9.126. Clock Gating cell w/ Latched Neg Edge Control Pre Electrical Parameters and Areas	82
Table 9.127. Non-Inverting Delay Line Truth Table	82
Table 9.128. Non-Inverting Delay Line Electrical Parameters and Areas	82
Table 9.129. Pass Gate Truth Table	83
Table 9.130. Pass Gate Electrical Parameters and Areas	83
Table 9.131. Bi-directional Switch w/ Active Low Enable Truth Table	84
Table 9.132. Bi-directional Switch w/ Active Low Enable Electrical Parameters and Areas	84
Table 9.133. Hold 0 Isolation Cell (Logic AND) Truth Table	84
Table 9.134. Hold 0 Isolation Cell (Logic AND) Electrical Parameters and Areas	84
Table 9.135. Hold 1 Isolation Cell (Logic OR) Truth Table	85
Table 9.136. Hold 1 Isolation Cell (Logic OR) Electrical Parameters and Areas	85
Table 9.137. Low to High Level Shifter Truth Table	86
Table 9.138. Low to High Level Shifter Electrical Parameters and Areas	86
Table 9.139. High to Low Level Shifter Truth Table	86
Table 9.140. High to Low Level Shifter Electrical Parameters and Areas	87
Table 9.141. Low to High Level Shifter Truth Table/ Active Low Enable Truth Table	867
Table 9.142. Low to High Level Shifter/Active Low Enable Electrical Parameters and Areas ..	868
Table 9.143. High to Low Level Shifter/Active Low Enable Truth Table	868
Table 9.144. High to Low Level Shifter/Active Low Enable Electrical Parameters and Areas ..	879
Table 9.145. Pos Edge Retention DFF Transition Table	89
Table 9.146. Pos Edge Retention DFF Electrical Parameters and Areas	90
Table 9.147. Scan Pos Edge Retention DFF Transition Table	90
Table 9.148. Scan Pos Edge Retention DFF Electrical Parameters and Areas	91
Table 9.149. Neg Edge Retention DFF Transition Table	91
Table 9.151. Scan Neg Edge Retention DFF Transition Table	92
Table 9.152. Scan Neg Edge Retention DFF Electrical Parameters and Areas	93
Table 9.153. Header Cell Truth Table	93
Table 9.154. Header Cell Electrical Parameters and Areas	93
Table 9.155. Always on Non-inverting Buffer Truth Table	94
Table 9.156. Always on Non-inverting Buffer Electrical Parameters and Areas	94
Table 9.157. Always on Non-inverting Buffer Truth Table	95
Table 9.158. Always on Non-inverting Buffer Electrical Parameters and Areas	95
Table 9.159. Always on Pos Edge DFF, w/ Async Low-Active Reset Transition Table	95
Table 9.160. Always on Pos Edge DFF, w/ Async Low-Active Reset Electrical Parameters and Areas	96
Table 9.161. Always on Neg Edge DFF, w/ Async Low-Active Reset Transition Table	96
Table 9.162. Always on Neg Edge DFF, w/ Async Low-Active Reset Electrical Parameters and Areas	97
Table 9.163. Bus Keeper Truth Table	97

Table 9.164. P-MOSFET Truth Table	97
Table 9.165. N-MOSFET Truth Table	98
Table 9.166. Tie High Truth Table	98
Table 9.167. Tie Low Truth Table	98
Table 9.168. Antenna Diode Truth Table	99
Table 10.1. Revision history	100

LIST OF FIGURES

Figure 8.1. Physical structure of single height digital standard cells.....	26
Figure 8.2. Physical structure of double height (low-high-low) digital standard cells (for Always on Cells)	27
Figure 8.3. Physical structure of double height (high-low-high) digital standard cells (for Level-Shifter cells: Low-High)	28
Figure 8.4. Physical structure of single height digital standard cells (for Level-shifter cells: High-Low)	29
Figure 8.5. Physical structure of single height digital standard cells (for Retention Flip-Flops and scan Flip-Flops)	29
Figure 8.6. Definition of d_{track}	30
Figure 9.1. Logic Symbol of Inverting Buffer.....	30
Figure 9.2. Logic Symbol of Inverting Buffer.....	31
Figure 9.3. Logic Symbol of Non-inverting Buffer	32
Figure 9.4. Logic Symbol of Tri-state Non-inverting Buffer w/ High-Active Enable	32
Figure 9.5. Logic Symbol of AND	33
Figure 9.6. Logic Symbol of NAND.....	34
Figure 9.7. Logic Symbol of OR.....	34
Figure 9.8. Logic Symbol of NOR	35
Figure 9.9. Logic Symbol of XOR	36
Figure 9.10. Logic Symbol of XNOR.....	37
Figure 9.11. Logic Symbol of AND-OR 2/1	37
Figure 9.12. Logic Symbol of AND-OR 2/2	38
Figure 9.13. Logic Symbol of AND-OR 2/2/1	39
Figure 9.14. Logic Symbol of AND-OR 2/2/2	40
Figure 9.15. Logic Symbol of AND-OR-Invert 2/1	40
Figure 9.16. Logic Symbol of AND-OR-Invert 2/2.....	41
Figure 9.17. Logic Symbol of AND-OR-Invert 2/2/1	42
Figure 9.18. Logic Symbol of AND-OR-Invert 2/2/2.....	43
Figure 9.19. Logic Symbol of OR-AND 2/1	44
Figure 9.20. Logic Symbol of OR-AND 2/2	44
Figure 9.21. Logic Symbol of OR-AND 2/2/1	45
Figure 9.22. Logic Symbol of OR-AND 2/2/2	46
Figure 9.23. Logic Symbol of OR-AND-INVERT 2/1.....	47
Figure 9.24. Logic Symbol of OR-AND-INVERT 2/2.....	48
Figure 9.25. Logic Symbol of OR-AND-INVERT 2/2/1.....	48
Figure 9.26. Logic Symbol of OR-AND-INVERT 2/2/2.....	49
Figure 9.27. Logic Symbol of Multiplexer 2 to 1	50
Figure 9.28. Logic Symbol of Multiplexer 4 to 1	51
Figure 9.29. Logic Symbol of Decoder 2 to 4.....	52
Figure 9.30. Logic Symbol of Half Adder 1-Bit.....	52
Figure 9.31. Logic Symbol of Full Adder 1-Bit	53
Figure 9.32. Logic Symbol of Pos Edge DFF.....	54
Figure 9.33. Logic Symbol of Pos Edge DFF w/Async Low-Active Set	55
Figure 9.34. Logic Symbol of Pos Edge DFF w/Async Low-Active Reset	55
Figure 9.35. Logic Symbol of Pos Edge DFF w/Async Low-Active Set & Reset.....	56
Figure 9.36. Logic Symbol of Pos Edge DFF w/ Sync Low-Active Set & Reset.....	57
Figure 9.37. Logic Symbol of Neg Edge DFF	58

Figure 9.38. Logic Symbol of Neg Edge DFF w/Async Low-Active Set	59
Figure 9.39. Logic Symbol of Neg Edge DFF w/Async Low-Active Reset	59
Figure 9.40. Logic Symbol of Neg Edge DFF w/Async Low-Active Set & Reset	60
Figure 9.41. Logic Symbol of Neg Edge DFF w/Async Low-Active Set & Reset, Only Q out	61
Figure 9.42. Logic Symbol of Neg Edge DFF w/Async Low-Active Set & Reset, Only QN out...	62
Figure 9.43. Logic Symbol of Scan Pos Edge DFF	63
Figure 9.44. Logic Symbol of Scan Pos Edge DFF w/Async Low-Active Set	64
Figure 9.45. Logic Symbol of Scan Pos Edge DFF w/Async Low-Active Reset	64
Figure 9.46. Logic Symbol of Scan Pos Edge DFF w/Async Low-Active Set & Reset.....	65
Figure 9.47. Logic Symbol of Scan Pos Edge DFF w/Async Low-Active Set & Reset, Q, QN & S0 outs	66
Figure 9.48. Logic Symbol of Scan Pos Edge DFF w/Async Low-Active Set & Reset.....	67
Figure 9.49. Logic Symbol of Scan Neg Edge DFF	68
Figure 9.50. Logic Symbol of Scan Neg Edge DFF w/Async Low-Active Set.....	69
Figure 9.51. Logic Symbol of Scan Neg Edge DFF w/Async Low-Active Reset.....	70
Figure 9.52. Logic Symbol of Scan Neg Edge DFF w/Async Low-Active Set & Reset	71
Figure 9.53. Logic Symbol of RS-NAND Latch	72
Figure 9.54. Logic Symbol of High-Active Latch	73
Figure 9.55. Logic Symbol of High-Active Latch w/ Async Low-Active Set.....	73
Figure 9.56. Logic Symbol of High-Active Latch w/ Async Low-Active Reset.....	74
Figure 9.57. Logic Symbol of High-Active Latch w/ Async Low-Active Set & Reset	75
Figure 9.58. Logic Symbol of High-Active Latch w/ Async Low-Active Set & Reset only Q out..	76
Figure 9.59. Logic Symbol of High-Active Latch w/ Async Low-Active Set & Reset only QN out	77
Figure 9.60. Logic Symbol of Clock Gating cell w/ Latched Pos Edge Control Post.....	78
Figure 9.61. Logic Symbol of Clock Gating cell w/ Latched Neg Edge Control Post	79
Figure 9.62. Logic Symbol of Clock Gating cell w/ Latched Pos Edge Control Pre	80
Figure 9.63. Logic Symbol of Clock Gating cell w/ Latched Neg Edge Control Pre	81
Figure 9.64. Logic Symbol of Non-Inverting Delay Line.....	82
Figure 9.65. Logic Symbol of Pass Gate	83
Figure 9.66. Logic Symbol of Bi-directional Switch w/ Active Low Enable	83
Figure 9.67. Logic Symbol of Hold 1 Isolation Cell (Logic AND).....	84
Figure 9.68. Logic Symbol of Hold 0 Isolation Cell (Logic OR)	85
Figure 9.69. Logic Symbol of Low to High Level Shifter	85
Figure 9.70. Logic Symbol of High to Low Level Shifter	86
Figure 9.71. Logic Symbol of Low to High Level Shifter/Active Low Enable	85
Figure 9.72. Logic Symbol of High to Low Level Shifter/Active Low Enable	86
Figure 9.73. Logic Symbol of Pos Edge Retention DFF	89
Figure 9.74. Logic Symbol of Scan Pos Edge Retention DFF	90
Figure 9.75. Logic Symbol of Pos Edge Retention DFF	91
Figure 9.76. Logic Symbol of Scan Neg Edge Retention DFF.....	92
Figure 9.77. Logic Symbol of Header Cell.....	93
Figure 9.78. Logic Symbol of Always on Non-inverting Buffer.....	94
Figure 9.79. Logic Symbol of Always on Non-inverting Buffer.....	94
Figure 9.80. Logic Symbol of Always on Pos Edge DFF, w/ Async Low-Active Reset	95
Figure 9.81. Logic Symbol of Always on Neg Edge DFF, w/ Async Low-Active Reset.....	96
Figure 9.82. Logic Symbol of Bus Keeper	97
Figure 9.83. Logic Symbol of P-MOSFET.....	97
Figure 9.84. Logic Symbol of N-MOSFET	98

Figure 9.85. Logic Symbol of Tie High.....	98
Figure 9.86. Logic Symbol of Tie Low	98
Figure 9.87. Logic Symbol of Antenna Diode	99
Figure 9.88. Logic Symbol of DCAP Decoupling Capacitance	99
Figure 9.89. Logic Symbol of Capacitive Load	99

1. Introduction

This Databook describes possibilities, peculiarities of SAED_EDK90_CORE Digital Standard Cell Library and technical parameters of separate cells included in it. The library is free from intellectual property restrictions. It is one of the components of SAED_EDK90 Educational Design Kit (EDK). SAED_EDK90 EDK is anticipated for the use of educational purposes aimed at training highly qualified specialists in the area of microelectronics in:

- SYNOPSYS Customer Education Services
- Universities included in SYNOPSYS University Program

SAED_EDK90 is foreseen to support the trainees to better master:

- Advanced design methodologies
- Capabilities of SYNOPSYS tools.

For the use of EDK it is assumed that European or North American bundle of SYNOPSYS EDA tools is available to trainees.

SAED_EDK90_CORE Digital Standard Cell Library is anticipated for designing different integrated circuits (ICs) by the application of 90nm technology and SYNOPSYS EDA tools.

The SAED_EDK90_CORE Digital Standard Cell Library has been built using SAED90nm 1P9M 1.2V/2.5V design rules. The library has been created aimed at optimizing the main characteristics of designed ICs by its help. The library includes typical miscellaneous combinational and sequential logic cells for different drive strengths. Besides, the library contains all the cells which are required for different styles of low power (multi-voltage, multi-threshold) designs (www.synopsys.com/products/power/multivoltage_bkgrd.pdf, www.synopsys.com/sps/pdf/optimum_sleep_transistor_vlsi_dat06.pdf). Those are the following: Isolation Cells, Level Shifters, Retention Flip-Flops, Always-on Buffers and Power Gating Cells. The presence of all these cells provides the support of IC design with different core voltages to minimize dynamic and leakage power.

2. General Information






The used symbols of logic elements' states are shown in Table 2.1.

Table 2.1. Symbols of logic elements' states

Symbol	State
L ("0")	LOW Logic Level
H ("1")	HIGH Logic Level
Z	High-impedance State
LH ("0"→"1")	LOW to HIGH Transition
HL ("1"→"0")	HIGH to LOW Transition
X	Either HIGH or LOW Logic Level

DC parameters and measurement conditions of the elements included in SAED_EDK90_CORE Digital Standard Cell Library are shown in Table 2.2.





Table 2.2. DC Parameters and measurement conditions of digital cells

No	Parameter	Unit	Symbol	Figure	Definition
1	Voltage Transfer Characteristic	-	VTC		DC functional dependence between input and output voltages.
2	Output high level voltage (nominal)	V	$V_{OHN}=V_{DD}$		Output high voltage at nominal condition, usually equals to V_{DD}
3	Output low level voltage (nominal)	V	$V_{OLN}=0$ ($V_{OLN}=V_{SS}$)		Output low voltage at nominal condition, usually $V_{OLN}=0$
4	Switching point voltage	V	V_{SP}		Point on VTC where $V_{OUT}=V_{IN}$
5	Output high level minimum voltage	V	V_{OHMIN}		Highest output voltage at slope= -1.

No	Parameter	Unit	Symbol	Figure	Definition
6	Output low level maximum voltage	V	V_{OLMAX}		Lowest output voltage at slope = -1
7	Input minimum high voltage	V	V_{IHMIN}		Highest input voltage at slope = -1
8	Input maximum low voltage	V	V_{ILMAX}		Lowest input voltage at slope = -1
9	High state noise margin	V	$NMH = V_{OHMIN} - V_{IHMIN}$		The maximum input noise voltage which does not change the output state when its value is subtracted from the input high level voltage
10	Low state noise margin	V	$NML = V_{ILMAX} - V_{OLMAX}$		The maximum input noise voltage which does not change the output state when added to the input low level voltage
11	Static leakage current consumption at output on high state	uA	I_{LEAKH}	None	The current consumed when the output is high
		uA	I_{LEAKL}	None	The current consumed when the output is low
12	Leakage power consumption (dissipation) at output	pW	$P_{LEAKH} = V_{DD} \times I_{LEAKH}$	None	The power consumed when the output is high
		pW	$P_{LEAKL} = V_{DD} \times I_{LEAKL}$	None	The power consumed when the output is low

AC parameters and measurement conditions of the elements included in SAED_EDK90_CORE Digital Standard Cell Library are shown in Table 2.3.

Table 2.3. AC Parameters and measurement conditions of digital cells

No	Parameter	Unit	Symbol	Figure	Definition
1	Rise transition time	ns	t_R		The time it takes a driving pin to make a transition from kV_{DD} to $(1-k)V_{DD}$ value. Usually $k=0.1$ (also possible $k=0.2, 0.3$, etc)
2	Fall transition time	ns	t_F		The time it takes a driving pin to make a transition from $(1-k)V_{DD}$ to kV_{DD} value. Usually $k=0.1$ (also possible $k=0.2, 0.3$, etc)
3	Propagation delay low-to-high (Rise propagation)	ns	t_{PLH} (t_{PR})		Time difference between the input signal crossing a $0.5V_{DD}$ and the output signal crossing its $0.5V_{DD}$ when the output signal is changing from low to high
4	Propagation delay high-to-low (Fall propagation)	ns	t_{PHL} (t_{PF})		Time difference between the input signal crossing a $0.5V_{DD}$ and the output signal crossing its $0.5V_{DD}$ when the output signal is changing from high to low
5	Average supply current	uA	$I_{VDDAVG} = \frac{1}{T} \int_0^T I_{VDD}(t) dt$	None	The power supply current average value for a period (T)
6	Supply peak current	uA	$I_{VDDPEAK} = \max(I_{VDD}(t))$ $t \in [0; T]$	None	The peak value of power supply current within one period (T)
7	Dynamic power dissipation	pW	$P_{DISDYN} = I_{VDDAVG} \times V_{DD}$	None	The average power consumed from the power supply
8	Power-delay product	nJ	$PD = P_{DISDYN} \times \max(t_{PHL}, t_{PLH})$	None	The product of consumed power and the largest propagation delay
9	Energy-delay product	nJs	$ED = PD \times \max(t_{PHL}, t_{PLH})$	None	The product of PD and the largest propagation delay

No	Parameter	Unit	Symbol	Figure	Definition
10	Switching fall power	nJ	$P_{SWF} = (C_{LOAD} + C_{OUTF}) \times V_{DD}^2 / 2$	None	The energy dissipated on a fall transition. (C_{OUTF} is the output fall capacitance)
11	Switching rise power	nJ	$P_{SWR} = (C_{LOAD} + C_{OUTR}) \times V_{DD}^2 / 2$	None	The energy dissipated on a rise transition. (C_{OUTR} is the output rise capacitance)
12	Minimum clock pulse (only for flip-flops or latches)	ns	$t_{PWH} (t_{PWL})$		The time interval during which the clock signal is high or low, so that it ensures proper operation of a flip-flop or a latch
13	Setup time (only for flip-flops or latches)	ns	t_{SU}		The minimum period in which the input data to a flip-flop or a latch must be stable before the active edge of the clock occurs
14	Hold time (only for flip-flops or latches)	ns	t_H		The minimum period in which the input data to a flip-flop or a latch must remain stable after the active edge of the clock has occurred
15	Clock-to-output time (only for flip-flops or latches)	ns	t_{CLKQ}		The amount of time that takes the output signal to change after clock's active edge is applied
16	Removal time (only for flip-flops or latches with asynchronous Set or Reset).	ns	t_{REM}		The minimum time in which the asynchronous Set or Reset pin to a flip-flop or latch must remain enabled after the active edge of the clock has occurred
17	Recovery time (only for flip-flops and latches with asynchronous Set or Reset)	ns	t_{REC}		The minimum time in which Set or Reset must be held stable after being deasserted before next active edge of the clock occurs
18	From high to Z-state entry time, (only for tri-state output cells)	ns	t_{HZ}	None	The amount of time that takes the output to change from high to Z-state after control signal is applied

No	Parameter	Unit	Symbol	Figure	Definition
19	From low to Z-state entry time, (only for tri-state output cells)	ns	t_{LZ}	None	The amount of time that takes the output to change from low to Z-state after control signal is applied
20	From Z to high-state exit time (only for tri-state output cells)	ns	t_{ZH}	None	The amount of time that takes the output to change from Z to high-state after control signal is applied
21	From Z to low-state exit time (only for tri-state output cells)	ns	t_{ZL}	None	The amount of time that takes the output to change from Z to low-state after control signal is applied
22	Input pin capacitance	pF	C_{IN}	None	Defines the load of an output pin
23	Maximum capacitance	pF	C_{MAX}	None	Defines the maximum total capacitive load that an output pin can drive

3. Operating conditions

SAED_EDK90_CORE Digital Standard Cell Library is anticipated for 1.2V operation. The used process technology is SAED90nm 1P9M 1.2V/2.5V, but only the 1P1M option is used.

The operating conditions of SAED_EDK90_CORE Digital Standard Cell Library are shown in Table 3.1.

Table 3.1. Operating conditions

Parameter	Min	Typ	Max	Units
Power Supply (VDD) range	0.7	1.2	1.32	V
Operating Temperature range	-40	+25	+125	°C
Operating Frequency (F)	-	300	-	MHz

4. Input signal slope, standard load and drive strengths

Standard load (C_{sl}) has been selected as the input pin capacitance of INVX1 cell. The INVX1 cell itself is tuned to drive 4 loads.

Table 4.1. Definition of drive strength

Drive Strength	Cell Load
X0	0.5x C _{sl}
X1	1x C _{sl}
X2	2x C _{sl}
X3	3x C _{sl}
X4	4x C _{sl}
X8	8x C _{sl}
X12	12x C _{sl}
X16	16x C _{sl}
X24	24x C _{sl}
X32	32x C _{sl}

5. AC Characteristics

5.1. Characterization corners

Composite Current Source (CCS) modeling technology has been applied for characterization to meet the contemporary methods of low power design. The application of that technology supports timing, noise, and power analyses simultaneously with consideration of the relevant nanometer dependencies. It allows meeting the requirements of variation-aware analysis. The characterization results are given for 12 process/voltage/temperature (PVT) conditions shown in Table 5.1.

Table 5.1. Characterization Corners

Corner Name	Process (NMOS proc. – PMOS proc.)	Temperature (°C)	Power Supply (V)	Notes
TTNT1p20v	Typical - Typical	25	1.2	Typical corner
TTHT1p20v	Typical - Typical	125	1.2	Typical corner
TTLT1p20v	Typical - Typical	-40	1.2	Typical corner
SSNT1p08v	Slow - Slow	25	1.08	Slow corner
SSHT1p08v	Slow - Slow	125	1.08	Slow corner
SSLT1p08v	Slow - Slow	-40	1.08	Slow corner
FFNT1p32v	Fast - Fast	25	1.32	Fast corner
FFHT1p32v	Fast - Fast	125	1.32	Fast corner
FFLT1p32v	Fast - Fast	-40	1.32	Fast corner
Low Voltage Operating Conditions				
TTNT0p08v	Typical - Typical	25	0.8	Typical corner
TTHT0p08v	Typical - Typical	125	0.8	Typical corner
TTLT0p08v	Typical - Typical	-40	0.8	Typical corner
SSNT0p07v	Slow - Slow	25	0.7	Slow corner
SSHT0p07v	Slow - Slow	125	0.7	Slow corner
SSLT0p07v	Slow - Slow	-40	0.7	Slow corner
FFNT0p09v	Fast - Fast	25	0.9	Fast corner
FFHT0p09v	Fast - Fast	125	0.9	Fast corner
FFLT0p09v	Fast - Fast	-40	0.9	Fast corner

Functionality has also been checked at the following additional simulation corners:

Table 5.2. Additional simulation corners

Corner Name	Process (NMOS proc. – PMOS proc.)	Temperature (°C)	Power Supply (V)
FSHT1p08v	Fast - Slow	125	1.08
FSLT1p08v	Fast - Slow	-40	1.08
FSHT1p32v	Fast - Slow	125	1.32
FSLT1p32v	Fast - Slow	-40	1.32
SFHT1p08v	Slow - Fast	125	1.08
SFLT1p08v	Slow - Fast	-40	1.08
SFHT1p32v	Slow - Fast	125	1.32
SFLT1p32v	Slow - Fast	-40	1.32
Low Voltage Operating Conditions			
FSHT0p70v	Fast - Slow	125	0.7
FSLT0p70v	Fast - Slow	-40	0.7
FSHT0p90v	Fast - Slow	125	0.9
FSLT0p90v	Fast - Slow	-40	0.9
SFHT0p70v	Slow - Fast	125	0.7
SFLT0p70v	Slow - Fast	-40	0.7
SFHT0p90v	Slow - Fast	125	0.9
SFLT0p90v	Slow - Fast	-40	0.9

5.2. The values of Output Load and Input Slope

Characterization has been realized for 7 different values of Output Load and 7 different values of Input Slope shown in Table 5.3.

Table 5.3. The values used for characterization

Parameter	Value						
Output Load	0	$0.5 \cdot C_{sl}$	$1 \cdot C_{sl}$	$2 \cdot C_{sl}$	$4 \cdot C_{sl}$	$8 \cdot C_{sl}$	$16 \cdot C_{sl}$
Input Slope (ns)	$0.2 \cdot T_{isl}$	$0.4 \cdot T_{isl}$	$0.8 \cdot T_{isl}$	$1.6 \cdot T_{isl}$	$3.2 \cdot T_{isl}$	$6.4 \cdot T_{isl}$	$12.8 \cdot T_{isl}$

The calculation of Setup/Hold times has been realized for 3 different values of Data and Input Slopes shown in Table 5.4.

Table 5.4. The used values for calculating Setup/Hold Times

Parameter	Slope Values (ns)		
Data Input Slope	$0.5 \cdot T_{isl}$	$1 \cdot T_{isl}$	$5 \cdot T_{isl}$
Clock Input Slope	$0.5 \cdot T_{isl}$	$1 \cdot T_{isl}$	$5 \cdot T_{isl}$

6. Digital Standard Library Cells List

SAED_EDK90_CORE Digital Standard Cell Library contains 249 cells in total, the list of which is shown in Table 6.1.

Table 6.1. Digital Standard Library Cells List

No	Cell Description	Cell Name
	Inverters, Buffers	
1	Inverter	INVX0
2	Inverter	INVX1
3	Inverter	INVX2
4	Inverter	INVX4
5	Inverter	INVX8
6	Inverter	INVX16
7	Inverter	INVX32
8	Inverting Buffer	IBUFFX2
9	Inverting Buffer	IBUFFX4
10	Inverting Buffer	IBUFFX8
11	Inverting Buffer	IBUFFX16
12	Inverting Buffer	IBUFFX32
13	Non-inverting Buffer	NBUFFX2
14	Non-inverting Buffer	NBUFFX4
15	Non-inverting Buffer	NBUFFX8
16	Non-inverting Buffer	NBUFFX16
17	Non-inverting Buffer	NBUFFX32
18	Tri-state Non-inverting Buffer w/ High-Active Enable	TNBUFFX1

No	Cell Description	Cell Name
19	Tri-state Non-inverting Buffer w/ High-Active Enable	TNBUFFX2
20	Tri-state Non-inverting Buffer w/ High-Active Enable	TNBUFFX4
21	Tri-state Non-inverting Buffer w/ High-Active Enable	TNBUFFX8
22	Tri-state Non-inverting Buffer w/ High-Active Enable	TNBUFFX16
23	Tri-state Non-inverting Buffer w/ High-Active Enable	TNBUFFX32
	Logic Gates	
24	AND 2-input	AND2X1
25	AND 2-input	AND2X2
26	AND 2-input	AND2X4
27	AND 3-input	AND3X1
28	AND 3-input	AND3X2
29	AND 3-input	AND3X4
30	AND 4-input	AND4X1
31	AND 4-input	AND4X2
32	AND 4-input	AND4X4
33	NAND 2-input	NAND2X0
34	NAND 2-input	NAND2X1
35	NAND 2-input	NAND2X2
36	NAND 2-input	NAND2X4
37	NAND 3-input	NAND3X0
38	NAND 3-input	NAND3X1
39	NAND 3-input	NAND3X2
40	NAND 3-input	NAND3X4
41	NAND 4-input	NAND4X0
42	NAND 4-input	NAND4X1
43	OR 2-input	OR2X1
44	OR 2-input	OR2X2
45	OR 2-input	OR2X4
46	OR 3-input	OR3X1
47	OR 3-input	OR3X2
48	OR 3-input	OR3X4
49	OR 4-input	OR4X1
50	OR 4-input	OR4X2
51	OR 4-input	OR4X4
52	NOR 2-input	NOR2X0
53	NOR 2-input	NOR2X1
54	NOR 2-input	NOR2X2
55	NOR 2-input	NOR2X4
56	NOR 3-input	NOR3X0
57	NOR 3-input	NOR3X1
58	NOR 3-input	NOR3X2
59	NOR 3-input	NOR3X4

No	Cell Description	Cell Name
60	NOR 4-input	NOR4X0
61	NOR 4-input	NOR4X1
62	XOR 2-input	XOR2X1
63	XOR 2-input	XOR2X2
64	XOR 3-input	XOR3X1
65	XOR 3-input	XOR3X2
66	XNOR 2-input	XNOR2X1
67	XNOR 2-input	XNOR2X2
68	XNOR 3-input	XNOR3X1
69	XNOR 3-input	XNOR3X2
	Complex Logic Gates	
70	AND-OR 2/1	AO21X1
71	AND-OR 2/1	AO21X2
72	AND-OR 2/2	AO22X1
73	AND-OR 2/2	AO22X2
74	AND-OR 2/2/1	AO221X1
75	AND-OR 2/2/1	AO221X2
76	AND-OR 2/2/2	AO222X1
77	AND-OR 2/2/2	AO222X2
78	AND-OR-Invert 2/1	AOI21X1
79	AND-OR Invert 2/1	AOI21X2
80	AND-OR-Invert 2/2	AOI22X1
81	AND-OR-Invert 2/2	AOI22X2
82	AND-OR-Invert 2/2/1	AOI221X1
83	AND-OR-Invert 2/2/1	AOI221X2
84	AND-OR-Invert 2/2/2	AOI222X1
85	AND-OR-Invert 2/2/2	AOI222X2
86	OR-AND 2/1	OA21X1
87	OR-AND 2/1	OA21X2
88	OR-AND 2/2	OA22X1
89	OR-AND 2/2	OA22X2
90	OR-AND 2/2/1	OA221X1
91	OR-AND 2/2/1	OA221X2
92	OR-AND 2/2/2	OA222X1
93	OR-AND 2/2/2	OA222X2
94	OR-AND-Invert 2/1	OAI21X1
95	OR-AND-Invert 2/1	OAI21X2
96	OR-AND-Invert 2/2	OAI22X1
97	OR-AND-Invert 2/2	OAI22X2
98	OR-AND-Invert 2/2/1	OAI221X1
99	OR-AND-Invert 2/2/1	OAI221X2
100	OR-AND-Invert 2/2/2	OAI222X1

No	Cell Description	Cell Name
101	OR-AND-Invert 2/2/2	OAI222X2
	Multiplexers	
102	Multiplexer 2 to 1	MUX21X1
103	Multiplexer 2 to 1	MUX21X2
104	Multiplexer 4 to 1	MUX41X1
105	Multiplexer 4 to 1	MUX41X2
	Decoders	
106	Decoder 2 to 4	DEC24X1
107	Decoder 2 to 4	DEC24X2
	Adders and Subtractors	
108	Half Adder 1 bit	HADDX1
109	Half Adder 1 bit	HADDX2
110	Full Adder 1 bit	FADDX1
111	Full Adder 1 bit	FADDX2
	D Flip-Flops	
112	Pos Edge DFF	DFFX1
113	Pos Edge DFF	DFFX2
114	Pos Edge DFF, w/ Async Low-Active Set	DFFASX1
115	Pos Edge DFF, w/ Async Low-Active Set	DFFASX2
116	Pos Edge DFF, w/ Async Low-Active Reset	DFFARX1
117	Pos Edge DFF, w/ Async Low-Active Reset	DFFARX2
118	Pos Edge DFF, w/ Async Low-Active Set & Reset	DFFASRX1
119	Pos Edge DFF, w/ Async Low-Active Set & Reset	DFFASRX2
120	Pos Edge DFF, w/ Sync Low-Active Set & Reset	DFFSSRX1
121	Pos Edge DFF, w/ Sync Low-Active Set & Reset	DFFSSRX2
122	Neg Edge DFF	DFFNX1
123	Neg Edge DFF	DFFNX2
124	Neg Edge DFF, w/ Async Low-Active Set	DFFNASX1
125	Neg Edge DFF, w/ Async Low-Active Set	DFFNASX2
126	Neg Edge DFF, w/ Async Low-Active Reset	DFFNARX1
127	Neg Edge DFF, w/ Async Low-Active Reset	DFFNARX2
128	Neg Edge DFF, w/ Async Low-Active Set & Reset	DFFNASRX1
129	Neg Edge DFF, w/ Async Low-Active Set & Reset	DFFNASRX2
130	Neg Edge DFF, w/ Async Low-Active Set & Reset, Only Q out	DFFNASRQX1
131	Neg Edge DFF, w/ Async Low-Active Set & Reset, Only Q out	DFFNASRQX2
132	Neg Edge DFF, w/ Async Low-Active Set & Reset, Only QN out	DFFNASRNX1
133	Neg Edge DFF, w/ Async Low-Active Set & Reset, Only QN out	DFFNASRNX2
	Scan D Flip-Flops	
134	Scan Pos Edge DFF	SDFFX1
135	Scan Pos Edge DFF	SDFFX2
136	Scan Pos Edge DFF w/ Async Low-Active Set	SDFFASX1
137	Scan Pos Edge DFF w/ Async Low-Active Set	SDFFASX2

No	Cell Description	Cell Name
138	Scan Pos Edge DFF w/ Async Low-Active Reset	SDFFARX1
139	Scan Pos Edge DFF w/ Async Low-Active Reset	SDFFARX2
140	Scan Pos Edge DFF w/ Async Low-Active Set & Reset	SDFFASRX1
141	Scan Pos Edge DFF w/ Async Low-Active Set & Reset	SDFFASRX2
142	Scan Pos Edge DFF w/ Async Low-Active Set & Reset, Q, QN, & S0 outs	SDFFASRSX1
143	Scan Pos Edge DFF w/ Async Low-Active Set & Reset, Q, QN, & S0 outs	SDFFASRSX2
144	Scan Pos Edge DFF w/ Sync Low-Active Set & Reset	SDFFSSRX1
145	Scan Pos Edge DFF w/ Sync Low-Active Set & Reset	SDFFSSRX2
146	Scan Neg Edge DFF	SDFFNX1
147	Scan Neg Edge DFF	SDFFNX2
148	Scan Neg Edge DFF w/ Async Low-Active Set	SDFFNASX1
149	Scan Neg Edge DFF w/ Async Low-Active Set	SDFFNASX2
150	Scan Neg Edge DFF w/ Async Low-Active Reset	SDFFNARX1
151	Scan Neg Edge DFF w/ Async Low-Active Reset	SDFFNARX2
152	Scan Neg Edge DFF w/ Async Low-Active Set & Reset	SDFFNASRX1
153	Scan Neg Edge DFF w/ Async Low-Active Set & Reset	SDFFNASRX2
	Latches	
154	RS NAND Latch	LNANDX1
155	RS NAND Latch	LNANDX2
156	High-Active Latch	LATCHX1
157	High-Active Latch	LATCHX2
158	High-Active Latch w/ Async Low-Active Set	LASX1
159	High-Active Latch w/ Async Low-Active Set	LASX2
160	High-Active Latch w/ Async Low-Active Reset	LARX1
161	High-Active Latch w/ Async Low-Active Reset	LARX2
162	High-Active Latch w/ Async Low-Active Set & Reset	LASRX1
163	High-Active Latch w/ Async Low-Active Set & Reset	LASRX2
164	High-Active Latch w/ Async Low-Active Set & Reset only Q out	LASRQX1
165	High-Active Latch w/ Async Low-Active Set & Reset only Q out	LASRQX2
166	High-Active Latch w/ Async Low-Active Set & Reset only QN out	LASRNX1
167	High-Active Latch w/ Async Low-Active Set & Reset only QN out	LASRNX2
	Clocked Gates	
168	Clock Gating cell w/ Latched Pos Edge Control Post	CGLPPSX2
169	Clock Gating cell w/ Latched Pos Edge Control Post	CGLPPSX4
170	Clock Gating cell w/ Latched Pos Edge Control Post	CGLPPSX8
171	Clock Gating cell w/ Latched Pos Edge Control Post	CGLPPSX16
172	Clock Gating cell w/ Latched Neg Edge Control Post	CGLNPSX2
173	Clock Gating cell w/ Latched Neg Edge Control Post	CGLNPSX4
174	Clock Gating cell w/ Latched Neg Edge Control Post	CGLNPSX8
175	Clock Gating cell w/ Latched Neg Edge Control Post	CGLNPSX16
176	Clock Gating cell w/ Latched Pos Edge Control Pre	CGLPPRX2
177	Clock Gating cell w/ Latched Pos Edge Control Pre	CGLPPRX8

No	Cell Description	Cell Name
178	Clock Gating cell w/ Latched Neg Edge Control Pre	CGLNPRX2
179	Clock Gating cell w/ Latched Neg Edge Control Pre	CGLNPRX8
	Delay Lines	
180	Non-inverting Delay Line, 250 ps	DELLN1X2
181	Non-inverting Delay Line, 500 ps	DELLN2X2
182	Non-inverting Delay Line, 750 ps	DELLN3X2
	Pass Gates	
183	Pass Gate	PGX1
184	Pass Gate	PGX2
185	Pass Gate	PGX4
	Bi-directional Switches	
186	Bi-directional Switch w/ Low-Active Enable	BSLEX1
187	Bi-directional Switch w/ Low-Active Enable	BSLEX2
188	Bi-directional Switch w/ Low-Active Enable	BSLEX4
	Isolation Cells	
189	Hold 0 Isolation Cell (Logic AND)	ISOLANDX1
190	Hold 0 Isolation Cell (Logic AND)	ISOLANDX2
191	Hold 0 Isolation Cell (Logic AND)	ISOLANDX4
192	Hold 0 Isolation Cell (Logic AND)	ISOLANDX8
193	Hold 1 Isolation Cell (Logic OR)	ISOLORX1
194	Hold 1 Isolation Cell (Logic OR)	ISOLORX2
195	Hold 1 Isolation Cell (Logic OR)	ISOLORX4
196	Hold 1 Isolation Cell (Logic OR)	ISOLORX8
	Level1Shifters	
197	Low to High Level Shifter	LSUPX1
198	Low to High Level Shifter	LSUPX2
199	Low to High Level Shifter	LSUPX4
200	Low to High Level Shifter	LSUPX8
201	High to Low Level Shifter	LSDNX1
202	High to Low Level Shifter	LSDNX2
203	High to Low Level Shifter	LSDNX4
204	High to Low Level Shifter	LSDNX8
205	Low to High Level Shifter/ Low-Active Enable	LSUPENX1
206	Low to High Level Shifter/ Low-Active Enable	LSUPENX2
207	Low to High Level Shifter/ Low-Active Enable	LSUPENX4
208	Low to High Level Shifter/ Low-Active Enable	LSUPENX8
209	High to Low Level Shifter/ Low-Active Enable	LSDNENX1
210	High to Low Level Shifter/ Low-Active Enable	LSDNENX2
211	High to Low Level Shifter/ Low-Active Enable	LSDNENX4
212	High to Low Level Shifter/ Low-Active Enable	LSDNENX8
	Retention Flip-Flops and scan Flip-Flops	
213	Pos Edge Retention DFF	RDFFX1

No	Cell Description	Cell Name
214	Pos Edge Retention DFF	RDFFX2
215	Scan Pos Edge Retention DFF	RSDDFFX1
216	Scan Pos Edge Retention DFF	RSDDFFX2
217	Neg Edge Retention DFF	RDFFNX1
218	Neg Edge Retention DFF	RDFFNX2
219	Scan Neg Edge Retention DFF	RSDDFFNX1
220	Scan Neg Edge Retention DFF	RSDDFFNX2
	Power Gating Cells	
221	Header Cell	HEADX2
222	Header Cell	HEADX4
223	Header Cell	HEADX8
224	Header Cell	HEADX16
225	Header Cell	HEADX32
	Always on Cells	
226	Always on Inverter	AOINVX1
227	Always on Inverter	AOINVX2
228	Always on Inverter	AOINVX4
229	Always on Non-inverting Buffer	AOBUF1
230	Always on Non-inverting Buffer	AOBUF2
231	Always on Non-inverting Buffer	AOBUF4
232	Always on Pos Edge DFF, w/ Async Low-Active Reset	AODFFARX1
233	Always on Pos Edge DFF, w/ Async Low-Active Reset	AODFFARX2
234	Always on Neg Edge DFF, w/ Async Low-Active Reset	AODFFNARX1
235	Always on Neg Edge DFF, w/ Async Low-Active Reset	AODFFNARX2
	Additional Cells	
236	Bus Keeper	BUSKP
237	P-MOSFET (w=1.12 um, l=0.1um)	PMT1
238	P-MOSFET (w=2.24 um, l=0.1um)	PMT2
239	P-MOSFET (w=4.48 um, l=0.1um)	PMT3
240	N-MOSFET (w=0.48 um, l=0.1um)	NMT1
241	N-MOSFET (w=0.96 um, l=0.1um)	NMT2
242	N-MOSFET (w=1.92 um, l=0.1um)	NMT3
243	Tie High	TIEH
244	Tie Low	TIEL
245	Antenna Diode	ANTENNA
246	Decoupling Capacitance	DCAP
247	Capacitive Load	CLOAD1
	Fillers	
248	Single Height Filler Cell 2 grid width	SHFILL2
249	Double Height (high-low-high) Filler Cell 2 grid width	DHFILLHLH2
250	Double Height (low-high-low) Filler Cell 2 grid width	DHFILLLHL2
251	Double Height (high-low-high) Level Shifter Filler Cell 11 grid width	DHFILLHLHLS11

7. Digital Standard Cell Library Deliverables

Table 7.1. Digital Standard Cell Library deliverables

N	Type	Description
1	.doc, .txt	Databook / User guide, Layer usage file
2	.sdb, .slib	Symbols
3	.db, .lib	Synthesis
4	.v	Verilog simulation models
5	.vhd	VHDL / Vital simulation models
6	.sp	HSPICE netlists
7	.rcx	Extracted RC netlists for different corners
8	.gds	GDSII layout views
9	.drc, .lvs, .erc	Report files
10	.lef	LEF files
11	.fram, .cel	Fram views, layout views and runset files
12	.plib	Physical compiler views

8. Physical structure of digital cell

The selection of physical structure of digital cell is aimed at providing maximum cell density in digital designs. It is more important to provide minimal area for the most frequently used cells. In general, these are usually NAND cells with two inputs, and D flip-flops. The width of the power rails has been selected on the basis of acceptable current density given by the design rules, and electromigration. Physical structures, shown in Fig.8.1-8.5, have been used for different cells.




Figure 8.1. Physical structure of single height digital standard cells




Figure 8.2. Physical structure of double height (low-high-low) digital standard cells (for Always on Cells)




Figure 8.3. Physical structure of double height (high-low-high) digital standard cells (for Level-Shifter cells: Low-High)




Figure 8.4. Physical structure of single height digital standard cells (for Level-shifter cells: High-Low)





Figure 8.5. Physical structure of single height digital standard cells (for Retention Flip-Flops and scan Flip-Flops)

Table 8.1. Physical structure dimensions

Parameter	Symbol	Value
Cell height	H	2.88 μm
Power rail width	W_1	0.16 μm
Vertical grid	W_2	0.32 μm
Horizontal grid	W_3	0.32 μm
NWell height	W_4	1.68 μm
VDDH to VDDL height (Fig. 8.3)	W_5	0.72 μm

d_{track} is the minimum center-to-center distance for metal2 layers (with VIA12

Figure 8.6. Definition of d_{track}

9. Descriptions of Digital Standard Cells

Inverters: INVX0, INVX1, INVX2, INVX4, INVX8, INVX16, INVX32




Figure 9.1. Logic Symbol of Inverting Buffer

Table 9.1. Inverter Truth Table

IN	QN
0	1
1	0

Table 9.2. Inverter Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
INVX1	1 x Csl	38	88	12	6.4512
INVX8	8 x Csl	39	582	78	14.7456
INVX32	32 x Csl	41	2510	358	47.0016

Inverting Buffers: IBUFFX2, IBUFFX4, IBUFFX8, IBUFFX16, IBUFFX32




Figure 9.2. Logic Symbol of Inverting Buffer

Table 9.3. Inverting Buffer Truth Table

IN	QN
0	1
1	0

Table 9.4. Inverting Buffer Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
IBUFFX2	2 x Csl	98	223	92	10.1376
IBUFFX8	8 x Csl	131	833	339	18.4320
IBUFFX32	32 x Csl	205	3315	2090	56.2176

Non-inverting Buffers: NBUFFX2, NBUFFX4, NBUFFX8, NBUFFX16, NBUFFX32




Figure 9.3. Logic Symbol of Non-inverting Buffer

Table 9.5. Non-inverting Buffer Truth Table

IN	Q
0	0
1	1

Table 9.6. Non-inverting Buffer Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
NBUFFX2	2 x Csl	77	201	79	5.5296
NBUFFX8	8 x Csl	101	742	330	14.7456
NBUFFX32	32 x Csl	168	3125	1284	55.2960

Tri-state Non-inverting Buffer w/ High-Active Enable: TNBUFFX1, TNBUFFX2, TNBUFFX4, TNBUFFX8, TNBUFFX16, TNBUFFX32




Figure 9.4. Logic Symbol of Tri-state Non-inverting Buffer w/ High-Active Enable

Table 9.7. Tri-state Non-inverting Buffer w/ High-Active Enable Truth Table

ENB	IN	Q
0	0	Z
0	1	Z
1	0	0
1	1	1

Table 9.8. Tri-state Non-inverting Buffer w/ High-Active Enable Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
TNBUFFX1	1 x Csl	101	450	63	13.8240
TNBUFFX8	8 x Csl	141	1110	337	23.9616
TNBUFFX32	32 x Csl	138	4100	3672	68.1984

AND: AND2X1, AND2X2, AND2X4, AND3X1, AND3X2, AND3X4, AND4X1, AND4X2, AND4X4




Figure 9.5. Logic Symbol of AND

Table 9.9. AND Truth Table (n=2,3,4)

IN1	IN2	...	INn	Q
0	X	...	X	0
X	0	...	X	0
...	0
X	X	...	0	0
1	1	1	1	1

Table 9.10. AND Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	(um ²)
AND2X1	1 x Csl	85	298	19	7.3728
AND2X2	2 x Csl	96	568	36	8.2944
AND3X1	1 x Csl	119	297	34	8.2944
AND3X2	2 x Csl	135	562	55	10.1376
AND4X1	1 x Csl	129	299	42	10.1376
AND4X2	2 x Csl	147	574	75	11.9808

NAND: NAND2X0, NAND2X1, NAND2X2, NAND2X4, NAND3X0, NAND3X1, NAND3X2, NAND3X4, NAND4X0, NAND4X1




Figure 9.6. Logic Symbol of NAND

Table 9.11. NAND Truth Table (n=2,3,4)

IN1	IN2	...	INn	QN
0	X	...	X	1
X	0	...	X	1
...	1
X	X	...	0	1
1	1	1	1	0

Table 9.12. NAND Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
NAND2X1	1 x Csl	51	336	15	5.5296
NAND2X2	2 x Csl	51	673	28	9.2160
NAND3X1	1 x Csl	130	492	38	11.9808
NAND3X2	2 x Csl	142	770	59	12.9024
NAND4X0	0.5 x Csl	66	400	22	8.2944
NAND4X1	1 x Csl	127	716	57	12.9024

OR: OR2X1, OR2X2, OR2X4, OR3X1, OR3X2, OR3X4, OR4X1, OR4X2, OR4X4




Figure 9.7. Logic Symbol of OR

Table 9.13. OR Truth Table (n=2,3,4)

IN1	IN2	...	INn	Q
0	0	...	0	0
1	X	...	X	1
...	1
X	1	...	X	1
X	X	X	1	1

Table 9.14. OR Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
OR2X1	1 x Csl	85	226	23	7.3728
OR2X2	2 x Csl	94	409	37	9.2160
OR3X1	1 x Csl	114	250	39	9.2160
OR3X2	2 x Csl	121	435	62	11.0592
OR4X1	1 x Csl	137	261	56	10.1376
OR4X2	2 x Csl	153	449	93	11.9808

NOR: NOR2X0, NOR2X1, NOR2X2, NOR2X4, NOR3X0, NOR3X1, NOR3X2, NOR3X4, NOR4X0, NOR4X1




Figure 9.8. Logic Symbol of NOR

Table 9.15. NOR Truth Table (n=2,3,4)

IN1	IN2	...	INn	QN
0	0	...	0	1
1	X	...	X	0
...	0
X	1	...	X	0
X	X	X	1	0

Table 9.16. NOR Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	(um ²)
NOR2X1	1 x Csl	64	170	15	6.4512
NOR2X2	2 x Csl	66	340	29	9.2160
NOR3X1	1 x Csl	136	374	45	11.9808
NOR3X2	2 x Csl	147	558	67	13.8240
NOR4X0	0.5 x Csl	95	168	27	9.2160
NOR4X1	1 x Csl	124	414	50	15.6672

XOR: XOR2X1, XOR2X2, XOR3X1, XOR3X2




Figure 9.9. Logic Symbol of XOR

Table 9.17. XOR Truth Table (n=2,3)

IN1	IN2	...	INn	Q
0	0	...	0	0
Odd number of 1's				1
Even number of 1's				0

Table 9.18. XOR Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
XOR2X1	1 x Csl	133	454	26	13.8240
XOR2X2	2 x Csl	144	723	37	15.6672
XOR3X1	1 x Csl	218	852	77	22.1184
XOR3X2	2 x Csl	253	1154	127	23.9616

XNOR: XNOR2X1, XNOR2X2, XNOR3X1, XNOR3X2




Figure 9.10. Logic Symbol of XNOR

Table 9.19. XNOR Truth Table (n=2,3)

IN1	IN2	...	INn	QN
0	0	...	0	1
Odd number of 1's				0
Even number of 1's				1

Table 9.20. XNOR Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
XNOR2X1	1 x Csl	136	933	25	13.8240
XNOR2X2	2 x Csl	151	706	9	15.6672
XNOR3X1	1 x Csl	229	909	81	22.1184
XNOR3X2	2 x Csl	252	1196	94	23.9616

AND-OR: AO21X1, AO21X2


 $Q=(1\&2)|3$ 

Figure 9.11. Logic Symbol of AND-OR 2/1

Table 9.21. AND-OR 2/1 Truth Table

IN1	IN2	IN3	Q
1	1	X	1
X	X	1	1
0	X	0	0
X	0	0	0

Table 9.22. AND-OR 2/1 Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
AO21X1	1 x Csl	109	322	35	10.1376
AO21X2	2 x Csl	131	595	67	11.9808

AND-OR: AO22X1, AO22X2

Q=(1&2)|(3&4)




Figure 9.12. Logic Symbol of AND-OR 2/2

Table 9.23. AND-OR 2/2 Truth Table

IN1	IN2	IN3	IN4	Q
X	X	1	1	1
1	1	X	X	1
0	X	0	X	0
X	0	0	X	0
0	X	X	0	0
X	0	X	0	0

Table 9.24. AND-OR 2/2 Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
AO22X1	1 x Csl	119	333	42	11.9808
AO22X2	2 x Csl	141	608	80	12.9024

AND-OR: AO221X1, AO221X2


 $Q = (1 \& 2) | (3 \& 4) | 5$ 

Figure 9.13. Logic Symbol of AND-OR 2/2/1

Table 9.25. AND-OR 2/2/1 Truth Table

IN1	IN2	IN3	IN4	IN5	Q
1	1	X	X	X	1
X	X	1	1	X	1
X	X	X	X	1	1
0	X	0	X	0	0
X	0	0	X	0	0
0	X	X	0	0	0
X	0	X	0	0	0

Table 9.26. AND-OR 2/2/1 Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
AO221X1	1 x Csl	150	353	53	12.9024
AO221X2	2 x Csl	168	629	89	14.7456

AND-OR: AO222X1, AO222X2


 $Q = (1 \& 2) | (3 \& 4) | (5 \& 6)$ 

Figure 9.14. Logic Symbol of AND-OR 2/2/2

Table 9.27. AND-OR 2/2/2 Truth Table

IN1	IN2	IN3	IN4	IN5	IN6	Q
1	1	X	X	X	X	1
X	X	1	1	X	X	1
X	X	X	X	1	1	1
0	0	0	0	0	0	0

Table 9.28. AND-OR 2/2/2 Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
AO222X1	1 x Csl	162	365	53	14.7456
AO222X2	2 x Csl	176	642	85	15.6672

AND-OR-Invert: AOI21X1, AOI21X2


 $Q_N = \neg((1 \& 2) | 3)$ 

Figure 9.15. Logic Symbol of AND-OR-Invert 2/1

Table 9.29. AND-OR-Invert 2/1 Truth Table

IN1	IN2	IN3	QN
1	1	X	0
X	X	1	0
0	X	0	1
X	0	0	1

Table 9.30. AND-OR-Invert 2/1 Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
AOI21X1	1 x Csl	136	437	47	11.9808
AOI21X2	2 x Csl	146	708	72	12.9024

AND-OR-Invert: AOI22X1, AOI22X2


 $QN = \neg((IN1 \& IN2) | (IN3 \& IN4))$ 

Figure 9.16. Logic Symbol of AND-OR-Invert 2/2

Table 9.31. AND-OR-Invert 2/2 Truth Table

IN1	IN2	IN3	IN4	QN
X	X	1	1	0
1	1	X	X	0
0	X	0	X	1
X	0	0	X	1
0	X	X	0	1
X	0	X	0	1

Table 9.32. AND-OR-Invert 2/2 Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
AOI22X1	1 x Csl	154	435	45	12.9024
AOI22X2	2 x Csl	175	708	71	14.7456

AND-OR-Invert: AOI221X1, AOI221X2


 $QN = \neg((1 \& 2) | (3 \& 4) | 5)$ 

Figure 9.17. Logic Symbol of AND-OR-Invert 2/2/1

Table 9.33. AND-OR-Invert 2/2/1 Truth Table

IN1	IN2	IN3	IN4	IN5	QN
1	1	X	X	X	0
X	X	1	1	X	0
X	X	X	X	1	0
0	X	0	X	0	1
X	0	0	X	0	1
0	X	X	0	0	1
X	0	X	0	0	1

Table 9.34. AND-OR-Invert 2/2/1 Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Clod	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
AOI221X1	1 x Csl	183	507	57	14.7456
AOI221X2	2 x Csl	192	779	81	15.6672

AND-OR-Invert: AOI222X1, AOI222X2
 $Q_N = !((1 \& 2) | (3 \& 4) | (5 \& 6))$




Figure 9.18. Logic Symbol of AND-OR-Invert 2/2/2

Table 9.35. AND-OR-Invert 2/2/2 Truth Table

IN1	IN2	IN3	IN4	IN5	IN6	QN
1	1	X	X	X	X	0
X	X	1	1	X	X	0
X	X	X	X	1	1	0
0	0	0	0	0	0	1

Table 9.36. AND-OR-Invert 2/2/2 Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Clod	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
AOI222X1	1 x Csl	182	527	57	15.6672
AOI222X2	2 x Csl	199	799	79	17.5104

OR-AND: OA21X1, OA21X2


 $Q=(1|2)\&3$ 

Figure 9.19. Logic Symbol of OR-AND 2/1

Table 9.37. OR-AND 2/1 Truth Table

IN1	IN2	IN3	Q
0	0	X	0
X	X	0	0
1	X	1	1
X	1	1	1

Table 9.38. OR-AND 2/1 Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
OA21X1	1 x Csl	118	302	34	9.2160
OA21X2	2 x Csl	120	584	62	11.0592

OR-AND: OA22X1, OA22X2


 $Q=(1|2)\&(3|4)$ 

Figure 9.20. Logic Symbol of OR-AND 2/2

Table 9.39. OR-AND 2/2 Truth Table

IN1	IN2	IN3	IN4	Q
0	0	X	X	0
X	X	0	0	0
1	X	1	X	1
X	1	1	X	1
1	X	X	1	1
X	1	X	1	1

Table 9.40. OR-AND 2/2 Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
OA22X1	1 x Csl	115	332	45	11.0592
OA22X2	2 x Csl	130	606	74	12.9024

OR-AND: OA221X1, OA221X2
 $Q = (1|2) \& (3|4) \& 5$




Figure 9.21. Logic Symbol of OR-AND 2/2/1

Table 9.41. OR-AND 2/2/1 Truth Table

IN1	IN2	IN3	IN4	IN5	Q
0	0	X	X	X	0
X	X	0	0	X	0
X	X	X	X	0	0
1	X	1	X	1	1
X	1	1	X	1	1
1	X	X	1	1	1
X	1	X	1	1	1

Table 9.42. OR-AND 2/2/1 Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
OA221X1	1 x Csl	145	350	53	12.9024
OA221X2	2 x Csl	164	590	90	14.7456

OR-AND: OA222X1, OA222X2
 $Q = (1|2) \& (3|4) \& (5|6)$




Figure 9.22. Logic Symbol of OR-AND 2/2/2

Table 9.43. OR-AND 2/2/2 Truth Table

IN1	IN2	IN3	IN4	IN5	IN6	Q
0	0	X	X	X	X	0
X	X	0	0	X	X	0
X	X	X	X	0	0	0
1	X	1	X	1	X	1
1	X	1	X	X	1	1
1	X	X	1	1	X	1
1	X	X	1	X	1	1
X	1	1	X	1	X	1
X	1	1	X	X	1	1
X	1	X	1	1	X	1
X	1	X	1	X	1	1

Table 9.44. OR-AND 2/2/2 Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
OA222X1	1 x Csl	168	375	59	14.7456
OA222X2	2 x Csl	192	608	102	15.6672

OR-AND-Invert: OAI21X1, OAI21X2
 QN=!((1|2)&3)




Figure 9.23. Logic Symbol of OR-AND-INVERT 2/1

Table 9.45. OR-AND-INVERT 2/1 Truth Table

IN1	IN2	IN3	QN
0	0	X	1
X	X	0	1
1	X	1	0
X	1	1	0

Table 9.46. OR-AND-INVERT 2/1 Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
OAI21X1	1 x Csl	138	443	48	11.0592
OAI21X2	2 x Csl	148	715	72	11.9808

OR-AND-Invert: OAI22X1, OAI22X2


 $QN = !((1|2) \& (3|4))$ 

Figure 9.24. Logic Symbol of OR-AND-INVERT 2/2

Table 9.47. OR-AND-INVERT 2/2 Truth Table

IN1	IN2	IN3	IN4	QN
0	0	X	X	1
X	X	0	0	1
1	X	1	X	0
X	1	1	X	0
1	X	X	1	0
X	1	X	1	0

Table 9.48. OR-AND-INVERT 2/2 Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
OAI22X1	1 x Csl	159	498	50	12.9024
OAI22X2	2 x Csl	169	770	77	13.8240

OR-AND-Invert: OAI221X1, OAI221X2


 $QN = !((1|2) \& (3|4) \& 5)$ 

Figure 9.25. Logic Symbol of OR-AND-INVERT 2/2/1

Table 9.49. OR-AND-INVERT 2/2/1 Truth Table

IN1	IN2	IN3	IN4	IN5	QN
0	0	X	X	X	1
X	X	0	0	X	1
X	X	X	X	0	1
1	X	1	X	1	0
X	1	1	X	1	0
1	X	X	1	1	0
X	1	X	1	1	0

Table 9.50. OR-AND-INVERT 2/2/1 Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	(um ²)
OAI221X1	1 x Csl	194	499	57	14.7456
OAI221X2	2 x Csl	210	771	88	15.6672

OR-AND-Invert: OAI222X1, OAI222X2

QN=!((1|2)&(3|4)&(5|6))




Figure 9.26. Logic Symbol of OR-AND-INVERT 2/2/2

Table 9.51. OR-AND-INVERT 2/2/2 Truth Table

IN1	IN2	IN3	IN4	IN5	IN6	QN
0	0	X	X	X	X	1
X	X	0	0	X	X	1
X	X	X	X	0	0	1
1	X	1	X	1	X	0
1	X	1	X	X	1	0
1	X	X	1	1	X	0
1	X	X	1	X	1	0
X	1	1	X	1	X	0
X	1	1	X	X	1	0
X	1	X	1	1	X	0
X	1	X	1	X	1	0

Table 9.52. OR-AND-INVERT 2/2/2 Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
OAI222X1	1 x Csl	235	475	62	15.6672
OAI222X2	2 x Csl	252	737	93	17.5104

Multiplexer 2 to 1: MUX21X1, MUX21X2




Figure 9.27. Logic Symbol of Multiplexer 2 to 1

Table 9.53. Multiplexer 2 to 1 Truth Table

S	Q
0	IN1
1	IN2

Table 9.54. Multiplexer 2 to 1 Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
MUX21X1	1 x Csl	107	815	43	11.0592
MUX21X2	2 x Csl	120	881	70	12.9024

Multiplexer 4 to 1: MUX41X1, MUX41X2




Figure 9.28. Logic Symbol of Multiplexer 4 to 1

Table 9.55. Multiplexer 4 to 1 Truth Table

S1	S0	Q
0	0	IN1
0	1	IN2
1	0	IN3
1	1	IN4

Table 9.56. Multiplexer 4 to 1 Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
MUX41X1	1 x Csl	168	827	58	23.0400
MUX41X2	2 x Csl	189	1138	98	24.8832

Decoder 2 to 4: DEC24X1, DEC24X2




Figure 9.29. Logic Symbol of Decoder 2 to 4

Table 9.57. Decoder 2 to 4 Truth Table

IN2	IN1	Q0	Q1	Q2	Q3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Table 9.58. Decoder 2 to 4 Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	(um ²)
DEC24X1	1 x Csl	Q0	119	1238	66	29.4912
		Q1	119			
		Q2	83			
		Q3	79			
DEC24X1	2 x Csl	Q0	156	2112	161	36.8640
		Q1	154			
		Q2	117			
		Q3	115			

Half Adder 1-Bit: HADDX1, HADDX2




Figure 9.30. Logic Symbol of Half Adder 1-Bit

Table 9.59. Half Adder 1-Bit Truth Table

A0	B0	S0 (sum)	C1 (carry)
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Table 9.60. Half Adder 1-Bit Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (S0, C1)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
HADDX1	1 x Csl	S0	98	645	65	15.6672
		C1	125			
HADDX2	2 x Csl	S0	107	1188	106	18.4320
		C1	130			

Full Adder 1-Bit: FADDX1, FADDX2




Figure 9.31. Logic Symbol of Full Adder 1-Bit

Table 9.61. Full Adder 1-Bit Truth Table

A	B	CI	S (sum)	CO (carry)
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Table 9.62. Full Adder 1-Bit Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (S, CO)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
FADDX1	1 x Csl	S	166	31	105	29.4912
		CO	125			
FADDX2	2 x Csl	S	185	56	165	31.3344
		CO	138			

Pos Edge DFF: DFFX1, DFFX2




Figure 9.32. Logic Symbol of Pos Edge DFF

Table 9.63. Pos Edge DFF Transition Table

D	CLK	Q	QN
X	Inactive	No change	No change
1	Rise	1	0
0	Rise	0	1

Table 9.64. Pos Edge DFF Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
DFFX1	1 x Csl	Q	213	670	170	24.8832
		QN	167			
DFFX2	2 x Csl	Q	253	1040	330	31.3344
		QN	179			

Pos Edge DFF w/Async Low-Active Set: DFFASX1, DFFASX2




Figure 9.33. Logic Symbol of Pos Edge DFF w/Async Low-Active Set

Table 9.65. Pos Edge DFF w/Async Low-Active Set Transition Table

D	SETB	CLK	Q	QN
X	0	X	1	0
X	1	Inactive	No change	No change
1	1	Rise	1	0
0	1	Rise	0	1

Table 9.66. Pos Edge DFF w/Async Low-Active Set Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
DFFASX1	1 x Csl	Q	253	680	120	31.3344
		QN	204			
DFFASX2	2 x Csl	Q	281	1040	160	34.0992
		QN	204			

Pos Edge DFF w/Async Low-Active Reset: DFFARX1, DFFARX2




Figure 9.34. Logic Symbol of Pos Edge DFF w/Async Low-Active Reset

Table 9.67. Pos Edge DFF w/Async Low-Active Reset Transition Table

D	RSTB	CLK	Q	QN
X	0	X	0	1
X	1	Inactive	No change	No change
1	1	Rise	1	0
0	1	Rise	0	1

Table 9.68. Pos Edge DFF w/Async Low-Active Reset Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
DFFARX1	1 x Csl	Q	217	620	100	32.2560
		QN	162			
DFFARX2	2 x Csl	Q	264	970	130	34.0992
		QN	179			

Pos Edge DFF w/Async Low-Active Set & Reset: DFFASRX1, DFFASRX2




Figure 9.35. Logic Symbol of Pos Edge DFF w/Async Low-Active Set & Reset

Table 9.69. Pos Edge DFF w/Async Low-Active Set & Reset Transition Table

D	SETB	RSTB	CLK	Q	QN	Notes
X	0	0	X	X	X	Not Allowed
X	0	1	X	1	0	
X	1	0	X	0	1	
X	1	1	Inactive	No change	No change	
1	1	1	Rise	1	0	
0	1	1	Rise	0	1	

Table 9.70. Pos Edge DFF w/Async Low-Active Set & Reset Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
DFFASRX1	1 x Csl	Q	251	680	80	35.0208
		QN	190			
DFFASRX2	2 x Csl	Q	302	1030	110	36.8640
		QN	215			

Pos Edge DFF w/ Sync Low-Active Set & Reset: DFFSSRX1, DFFSSRX2




Figure 9.36. Logic Symbol of Pos Edge DFF w/ Sync Low-Active Set & Reset

Table 9.71. Pos Edge DFF w/ Sync Low-Active Set & Reset Transition Table

D	SETB	RSTB	CLK	Q	QN	Notes
X	X	X	Inactive	No change	No change	
0	1	1	Rise	0	1	
1	1	1	Rise	1	0	
X	0	1	Rise	1	0	
X	1	0	Rise	0	1	
X	0	0	Rise	X	X	Not Allowed

Table 9.72. Pos Edge DFF w/ Sync Low-Active Set & Reset Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
DFFSSRX1	1 x Csl	Q	208	950	238	33.1776
		QN	166			
DFFSSRX2	2 x Csl	Q	257	1300	396	37.7856
		QN	191			

Neg Edge DFF: DFFNX1, DFFNX2




Figure 9.37. Logic Symbol of Neg Edge DFF

Table 9.73. Neg Edge DFF Transition Table

D	CLK	Q	QN
X	Inactive	No change	No change
1	Fall	1	0
0	Fall	0	1

Table 9.74. Neg Edge DFF Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
DFFNX1	1 x Csl	Q	233	805	96	28.5696
		QN	189			
DFFNX2	2 x Csl	Q	296	1742	154	31.3344
		QN	223			

Neg Edge DFF w/Async Low-Active Set: DFFNASX1, DFFNASX2




Figure 9.38. Logic Symbol of Neg Edge DFF w/Async Low-Active Set

Table 9.75. Neg Edge DFF w/Async Low-Active Set Transition Table

D	SETB	CLK	Q	QN
X	0	X	1	0
X	1	Inactive	No change	No change
1	1	Fall	1	0
0	1	Fall	0	1

Table 9.76. Neg Edge DFF w/Async Low-Active Set Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
DFFNASX1	1 x Csl	Q	298	640	90	30.4128
		QN	245			
DFFNASX2	2 x Csl	Q	340	1010	150	34.0992
		QN	256			

Neg Edge DFF w/Async Low-Active Reset: DFFNARX1, DFFNARX2




Figure 9.39. Logic Symbol of Neg Edge DFF w/Async Low-Active Reset

Table 9.77. Neg Edge DFF w/Async Low-Active Reset Transition Table

D	RSTB	CLK	Q	QN
X	0	X	0	1
X	1	Inactive	No change	No change
1	1	Fall	1	0
0	1	Fall	0	1

Table 9.78. Neg Edge DFF w/Async Low-Active Reset Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
DFFNARX1	1 x Csl	Q	268	626	101	32.2560
		QN	206			
DFFNARX2	2 x Csl	Q	306	999	145	34.0992
		QN	208			

Neg Edge DFF w/Async Low-Active Set & Reset: DFFNASRX1, DFFNASRX2




Figure 9.40. Logic Symbol of Neg Edge DFF w/Async Low-Active Set & Reset

Table 9.79. Neg Edge DFF w/Async Low-Active Set & Reset Transition Table

D	SETB	RSTB	CLK	Q	QN	Notes
X	0	0	X	X	X	Not Allowed
X	0	1	X	1	0	
X	1	0	X	0	1	
X	1	1	Inactive	No change	No change	
1	1	1	Fall	1	0	
0	1	1	Fall	0	1	

Table 9.80. Neg Edge DFF w/Async Low-Active Set & Reset Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
DFFNASRX1	1 x Csl	Q	314	620	103	35.0208
		QN	248			
DFFNASRX2	2 x Csl	Q	344	1040	162	36.8640
		QN	253			

Neg Edge DFF w/Async Low-Active Set & Reset, Only Q out: DFFNASRQX1, DFFNASRQX2




Figure 9.41. Logic Symbol of Neg Edge DFF w/Async Low-Active Set & Reset, Only Q out

Table 9.81. Neg Edge DFF w/Async Low-Active Set & Reset, Only Q out Transition Table

D	SETB	RSTB	CLK	Q	Notes
X	0	0	X	X	Not Allowed
X	0	1	X	1	
X	1	0	X	0	
X	1	1	Inactive	No change	
0	1	1	Fall	0	
1	1	1	Fall	1	

Table 9.82. Neg Edge DFF w/Async Low-Active Set & Reset, Only Q out Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
DFFNASRQX1	1 x Csl	Q	289	110	67	32.2560
DFFNASRQX2	2 x Csl	Q	256	400	110	34.0992

Neg Edge DFF w/Async Low-Active Set & Reset, Only QN out: DFFNASRNX1, DFFNASRNX2




Figure 9.42. Logic Symbol of Neg Edge DFF w/Async Low-Active Set & Reset, Only QN out

Table 9.83. Neg Edge DFF w/Async Low-Active Set & Reset, Only QN out Transition Table

D	SETB	RSTB	CLK	QN	Notes
X	0	0	X	X	Not Allowed
X	0	1	X	0	
X	1	0	X	1	
X	1	1	Inactive	No change	
0	1	1	Fall	1	
1	1	1	Fall	0	

Table 9.84. Neg Edge DFF w/Async Low-Active Set & Reset, Only QN out Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
DFFNASRNX1	1 x Csl	QN	229	430	98	32.2560
DFFNASRNX2	2 x Csl	QN	230	550	110	34.0992

Scan Pos Edge DFF: SDDFFX1, SDDFFX2




Figure 9.43. Logic Symbol of Scan Pos Edge DFF

Table 9.85. Scan Pos Edge DFF Transition Table

D	SI	SE	CLK	Q	QN
X	X	X	Inactive	No change	No change
1	X	0	Rise	1	0
0	X	0	Rise	0	1
X	1	1	Rise	1	0
X	0	1	Rise	0	1

Table 9.86. Scan Pos Edge DFF Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
SDFFX1	1 x Csl	Q	209	720	160	30.4128
		QN	166			
SDFFX2	2 x Csl	Q	248	1100	260	33.1776
		QN	179			

Scan Pos Edge DFF w/Async Low-Active Set: SDDFFASX1, SDDFFASX2




Figure 9.44. Logic Symbol of Scan Pos Edge DFF w/Async Low-Active Set

Table 9.87. Scan Pos Edge DFF w/Async Low-Active Set Transition Table

D	SI	SE	SETB	CLK	Q	QN
X	X	X	0	X	1	0
X	X	X	1	Inactive	No change	No change
1	X	0	1	Rise	1	0
0	X	0	1	Rise	0	1
X	1	1	1	Rise	1	0
X	0	1	1	Rise	0	1

Table 9.88. Scan Pos Edge DFF w/Async Low-Active Set Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Clload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
SDFFASX1	1 x Csl	Q	232	580	100	36.8640
		QN	186			
SDFFASX2	2 x Csl	Q	282	1090	140	39.6288
		QN	203			

Scan Pos Edge DFF w/Async Low-Active Reset: SDDFFARX1, SDDFFARX2




Figure 9.45. Logic Symbol of Scan Pos Edge DFF w/Async Low-Active Reset

Table 9.89. Scan Pos Edge DFF w/Async Low-Active Reset Transition Table

D	SI	SE	RSTB	CLK	Q	QN
X	X	X	0	X	0	1
X	X	X	1	Inactive	No change	No change
1	X	0	1	Rise	1	0
0	X	0	1	Rise	0	1
X	1	1	1	Rise	1	0
X	0	1	1	Rise	0	1

Table 9.90. Scan Pos Edge DFF w/Async Low-Active Reset Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	(um ²)
SDFFARX1	1 x Csl	Q	216	660	90	37.7856
		QN	161			
SDFFARX2	2 x Csl	Q	263	950	120	39.6288
		QN	180			

Scan Pos Edge DFF w/Async Low-Active Set & Reset: SDFFASRX1, SDFFASRX2




Figure 9.46. Logic Symbol of Scan Pos Edge DFF w/Async Low-Active Set & Reset

Table 9.91. Scan Pos Edge DFF w/Async Low-Active Set & Reset Transition Table

D	SI	SE	SETB	RSTB	CLK	Q	QN	Notes
X	X	X	0	0	X	X	X	Not Allowed
X	X	X	0	1	X	1	0	
X	X	X	1	0	X	0	1	
X	X	X	1	1	Inactive	No change	No change	
1	X	0	1	1	Rise	1	0	
0	X	0	1	1	Rise	0	1	
X	1	1	1	1	Rise	X	1	
X	0	1	1	1	Rise	X	0	

Table 9.92. Scan Pos Edge DFF w/Async Low-Active Set & Reset Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
SDFFASRX1	1 x Csl	Q	258	730	90	40.5504
		QN	197			
SDFFASRX2	2 x Csl	Q	313	1090	120	42.3936
		QN	225			

Scan Pos Edge DFF w/Async Low-Active Set & Reset, Q, QN & S0 outs: SDFFASRSX1, SDFFASRSX2




Figure 9.47. Logic Symbol of Scan Pos Edge DFF w/Async Low-Active Set & Reset, Q, QN & S0 outs

Table 9.93. Scan Pos Edge DFF w/Async Low-Active Set & Reset, Q, QN & S0 outs Transition Table

D	SI	SE	SETB	RSTB	CLK	Q	QN	S0	Notes
X	X	X	0	0	X	X	X	X	Not Allowed
X	X	X	0	1	X	1	0	1	
X	X	X	1	0	X	0	1	0	
X	X	X	1	1	Inactive	No change	No change	No change	
1	X	0	1	1	Rise	1	0	1	
0	X	0	1	1	Rise	0	1	0	
X	1	1	1	1	Rise	1	0	1	
X	0	1	1	1	Rise	0	1	0	

Table 9.94. Scan Pos Edge DFF w/Async Low-Active Set & Reset, Q, QN & S0 outs Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN, S0)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
SDFFASRSX1	1 x Csl	Q	275	860	110	42.3936
		QN	194			
		S0	279			
SDFFASRSX2	2 x Csl	Q	360	1260	170	45.1584
		QN	222			
		S0	361			

Scan Pos Edge DFF w/ Sync Low-Active Set & Reset: SDFFSSRX1, SDFFSSRX2




Figure 9.48. Logic Symbol of Scan Pos Edge DFF w/Async Low-Active Set & Reset

Table 9.95. Scan Pos Edge DFF w/ Sync Low-Active Set & Reset Transition Table

D	SI	SE	SETB	RSTB	CLK	Q	QN	Notes
X	X	0	0	0	Rise	X	X	Not Allowed
X	X	0	0	1	Rise	1	0	
X	X	0	1	0	Rise	0	1	
X	X	X	X	X	Inactive	No change	No change	
1	X	0	1	1	Rise	1	0	
0	X	0	1	1	Rise	0	1	
X	1	1	1	1	Rise	1	0	
X	0	1	1	1	Rise	0	1	

Table 9.96. Scan Pos Edge DFF w/ Sync Low-Active Set & Reset Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
SDFSSRX1	1 x Csl	Q	208	1120	404	39.6288
		QN	190			
SDFSSRX2	2 x Csl	Q	255	1480	546	43.3152
		QN	190			

Scan Neg Edge DFF: SDDFNX1, SDDFNX2




Figure 9.49. Logic Symbol of Scan Neg Edge DFF

Table 9.97. Scan Neg Edge DFF Transition Table

D	SI	SE	CLK	Q	QN
X	X	X	Inactive	No change	No change
1	X	0	Fall	1	0
0	X	0	Fall	0	1
X	1	1	Fall	1	0
X	0	1	Fall	0	1

Table 9.98. Scan Neg Edge DFF Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Clload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
SDFFNX1	1 x Csl	Q	239	730	98	34.0992
		QN	192			
SDFFNX2	2 x Csl	Q	286	1138	150	36.8640
		QN	227			

Scan Neg Edge DFF w/Async Low-Active Set: SDFFNASX1, SDFFNASX2




Figure 9.50. Logic Symbol of Scan Neg Edge DFF w/Async Low-Active Set

Table 9.99. Scan Neg Edge DFF w/Async Low-Active Set Transition Table

D	SI	SE	SETB	CLK	Q	QN
X	X	X	0	X	1	0
X	X	X	1	Inactive	No change	No change
1	X	0	1	Fall	1	0
0	X	0	1	Fall	0	1
X	1	1	1	Fall	1	0
X	0	1	1	Fall	0	1

Table 9.100. Scan Neg Edge DFF w/Async Low-Active Set Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
SDFFNASX1	1 x Csl	Q	263	690	110	36.8640
		QN	223			
SDFFNASX2	2 x Csl	Q	233	1100	140	39.6288
		QN	189			

Scan Neg Edge DFF w/Async Low-Active Reset: SDDFNARX1, SDDFNARX2




Figure 9.51. Logic Symbol of Scan Neg Edge DFF w/Async Low-Active Reset

Table 9.101. Scan Neg Edge DFF w/Async Low-Active Reset Transition Table

D	SI	SE	RSTB	CLK	Q	QN
X	X	X	0	X	0	1
X	X	X	1	Inactive	No change	No change
1	X	0	1	Fall	1	0
0	X	0	1	Fall	0	1
X	1	1	1	Fall	1	0
X	0	1	1	Fall	0	1

Table 9.102. Scan Neg Edge DFF w/Async Low-Active Reset Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
SDFFNARX1	1 x Csl	Q	273	706	107	37.7856
		QN	210			
SDFFNARX2	2 x Csl	Q	306	1185	153	39.6288
		QN	235			

Scan Neg Edge DFF w/Async Low-Active Set & Reset: SDFFNASRX1, SDFFNASRX2




Figure 9.52. Logic Symbol of Scan Neg Edge DFF w/Async Low-Active Set & Reset

Table 9.103. Scan Neg Edge DFF w/Async Low-Active Set & Reset Transition Table

D	SI	SE	SETB	RSTB	CLK	Q	QN	Notes
X	X	X	0	0	X	X	X	Not Allowed
X	X	X	0	1	X	1	0	
X	X	X	1	0	X	0	1	
X	X	X	1	1	Inactive	No change	No change	
1	X	0	1	1	Fall	1	0	
0	X	0	1	1	Fall	0	1	
X	1	1	1	1	Fall	X	1	
X	0	1	1	1	Fall	X	0	

Table 9.104. Scan Neg Edge DFF w/Async Low-Active Set & Reset Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
SDFFNASRX1	1 x Csl	Q	308	860	160	40.5504
		QN	239			
SDFFNASRX2	2 x Csl	Q	337	1130	323	42.3936
		QN	276			

RS-NAND Latch: LNANDX1, LNANDX2




Figure 9.53. Logic Symbol of RS-NAND Latch

Table 9.105. RS-NAND Latch Transition Table

RIN	SIN	Q	QN
0	0	X	X
0	1	1	0
1	0	0	1
1	1	No change	No change

Table 9.106. RS-NAND Latch Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
LNANDX1	1 x Csl	Q	122	257	11	10.1376
		QN	122			
LNANDX2	2 x Csl	Q	121	517	21	18.4320
		QN	121			

High-Active Latch: LATCHX1, LATCHX2




Figure 9.54. Logic Symbol of High-Active Latch

Table 9.107. High-Active Latch Transition Table

D	CLK	Q	QN
X	0	No change	No change
0	1	0	1
1	1	1	0

Table 9.108. High-Active Latch Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
LATCHX1	1 x Csl	Q	123	813	158	22.1184
		QN	166			
LATCHX1	2 x Csl	Q	142	1125	201	25.8048
		QN	206			

High-Active Latch w/ Async Low-Active Set: LASX1, LASX2




Figure 9.55. Logic Symbol of High-Active Latch w/ Async Low-Active Set

Table 9.109. High-Active Latch w/ Async Low-Active Set Transition Table

D	SETB	CLK	Q	QN
X	1	0	No change	No change
X	0	X	1	0
1	1	1	1	0
0	1	1	0	1

Table 9.110. High-Active Latch w/ Async Low-Active Set Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
LASX1	1 x Csl	Q	228	713	66	24.8832
		QN	178			
LASX2	2 x Csl	Q	254	1139	129	29.5696
		QN	184			

High-Active Latch w/ Async Low-Active Reset: LARX1, LARX2




Figure 9.56. Logic Symbol of High-Active Latch w/ Async Low-Active Reset

Table 9.111. High-Active Latch w/ Async Low-Active Reset Transition Table

D	RSTB	CLK	Q	QN
X	1	0	No change	No change
X	0	X	0	1
1	1	1	1	0
0	1	1	0	1

Table 9.112. High-Active Latch w/ Async Low-Active Reset Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
LARX1	1 x Csl	Q	232	790	68	25.8048
		QN	159			
LARX2	2 x Csl	Q	275	1150	116	29.4912
		QN	178			

High-Active Latch w/ Async Low-Active Set & Reset: LASRX1, LASRX2




Figure 9.57. Logic Symbol of High-Active Latch w/ Async Low-Active Set & Reset

Table 9.113. High-Active Latch w/ Async Low-Active Set & Reset Transition Table

D	SETB	RSTB	CLK	Q	QN	Notes
X	1	1	X	X	X	Not Allowed
X	0	1	X	1	0	
X	1	0	X	0	1	
X	1	1	0	No change	No change	
1	1	1	1	1	0	
0	1	1	1	0	1	

Table 9.114. High-Active Latch w/ Async Low-Active Set & Reset Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	fW/MHz	
LASRX1	1 x Csl	Q	254	554	73	26.7264
		QN	176			
LASRX2	2 x Csl	Q	301	980	125	31.3344
		QN	197			

High-Active Latch w/ Async Low-Active Set & Reset only Q out: LASRQX1, LASRQX2




Figure 9.58. Logic Symbol of High-Active Latch w/ Async Low-Active Set & Reset only Q out

Table 9.115. High-Active Latch w/ Async Low-Active Set & Reset only Q out Transition Table

D	SETB	RSTB	CLK	Q	Notes
X	0	0	X	X	Not Allowed
X	0	1	X	1	
X	1	0	X	0	
X	1	1	0	No change	
1	1	1	1	1	
0	1	1	1	0	

Table 9.116. High-Active Latch w/ Async Low-Active Set & Reset only Q out Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	(um ²)
LASRQX1	1 x Csl	227	428	62	25.8048
LASRQX2	2 x Csl	246	517	97	26.7264

High-Active Latch w/ Async Low-Active Set & Reset only QN out: LASRNX1, LASRNX2




Figure 9.59. Logic Symbol of High-Active Latch w/ Async Low-Active Set & Reset only QN out

Table 9.117. High-Active Latch w/ Async Low-Active Set & Reset only QN out Transition Table

D	SETB	RSTB	CLK	QN	Notes
X	0	0	X	X	Not Allowed
X	0	1	X	0	
X	1	0	X	1	
X	1	1	0	No change	
1	1	1	1	0	
0	1	1	1	1	

Table 9.118. High-Active Latch w/ Async Low-Active Set & Reset only QN out Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	(um ²)
LASRNX1	1 x Csl	176	345	44	25.8048
LASRNX2	2 x Csl	198	418	51	27.6480

Clock Gating cell w/ Latched Pos Edge Control Post: CGLPPSX2, CGLPPSX4, CGLPPSX8, CGLPPSX16




Figure 9.60. Logic Symbol of Clock Gating cell w/ Latched Pos Edge Control Post

Table 9.119. Clock Gating cell w/ Latched Pos Edge Control Post Truth Table

SE	EN	CLK	GCLK
1	X	0	0
1	X	1	1
0	0	0	0
0	0	1	OBS
0	1	0	0
0	1	1	1

Table 9.120. Clock Gating cell w/ Latched Pos Edge Control Post Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	(um ²)
CGLPPSX2	2 x Csl	181	1073	66	25.8048
CGLPPSX8	8 x Csl	200	2889	185	33.1776
CGLPPSX16	16 x Csl	118	5346	397	47.0016

Clock Gating cell w/ Latched Neg Edge Control Post: CGLNPSX2, CGLNPSX4, CGLNPSX8, CGLNPSX16




Figure 9.61. Logic Symbol of Clock Gating cell w/ Latched Neg Edge Control Post

Table 9.121. Clock Gating cell w/ Latched Neg Edge Control Post Truth Table

SE	EN	CLK	GCLK
1	X	0	0
1	X	1	1
0	0	0	!OBS
0	0	1	1
0	1	0	0
0	1	1	1

Table 9.122. Clock Gating cell w/ Latched Neg Edge Control Post Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	(um ²)
CGLNPSX2	2 x Csl	185	915	79	23.0400
CGLNPSX8	8 x Csl	267	2697	304	31.3344
CGLNPSX16	16 x Csl	246	5049	488	44.2368

Clock Gating cell w/ Latched Pos Edge Control Pre: CGLPPRX2, CGLPPRX8




Figure 9.62. Logic Symbol of Clock Gating cell w/ Latched Pos Edge Control Pre

Table 9.123. Clock Gating cell w/ Latched Pos Edge Control Pre Truth Table

SE	EN	CLK	ENL
1	X	0	1
X	1	0	1
0	0	0	1
X	X	1	No change

ENL	CLK	GCLK
0	0	0
0	1	0
1	0	0
1	1	1

Table 9.124. Clock Gating cell w/ Latched Pos Edge Control Pre Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
CGLPPRX2	2 x Csl	185	919	66	21.1968
CGLPPRX8	8 x Csl	205	2668	185	29.4912

Clock Gating cell w/ Latched Neg Edge Control Pre: CGLNPRX2, CGLNPRX8




Figure 9.63. Logic Symbol of Clock Gating cell w/ Latched Neg Edge Control Pre

Table 9.125. Clock Gating cell w/ Latched Neg Edge Control Pre Truth Table

SE	EN	CLK	ENL
1	X	1	1
X	1	1	1
0	0	1	1
X	X	0	No change

ENL	CLK	GCLK
0	0	1
0	1	1
1	0	0
1	1	1

Table 9.126. Clock Gating cell w/ Latched Neg Edge Control Pre Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	(um ²)
CGLNPRX2	2 x Csl	178	714	66	23.0400
CGLNPRX8	8 x Csl	220	1350	198	32.2560

Non-Inverting Delay Line: DELLN1X2, DELLN2X2, DELLN3X2




Figure 9.64. Logic Symbol of Non-Inverting Delay Line

Table 9.127. Non-Inverting Delay Line Truth Table

IN	Q
X	IN

Table 9.128. Non-Inverting Delay Line Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	(um ²)
DELLN1X2	2 x Csl	254	385	125	14.7456
DELLN2X2	2 x Csl	509	445	135	15.6672
DELLN3X2	2 x Csl	754	668	156	22.1184

Pass Gate: PGX1, PGX2, PGX4




Figure 9.65. Logic Symbol of Pass Gate

Table 9.129. Pass Gate Truth Table

INQ1	INN	INP	INQ2	Notes
X	0	1	Z	
X	X	0	X	Not Allowed
X	1	X	X	Not Allowed
X	1	0	INQ1	

Table 9.130. Pass Gate Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	(um ²)
PGX1	1 x Csl	35	160	11	7.3728
PGX2	2 x Csl	37	325	20	8.2944
PGX4	4 x Csl	39	618	38	10.1376

Bi-directional Switch w/ Active Low Enable: BSLEX1, BSLEX2, BSLEX4




Figure 9.66. Logic Symbol of Bi-directional Switch w/ Active Low Enable

Table 9.131. Bi-directional Switch w/ Active Low Enable Truth Table

INOUT1	ENB	INOUT2
X	0	INOUT1
X	1	Z

Table 9.132. Bi-directional Switch w/ Active Low Enable Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
BSLEX1	1 x Csl	36	315	10	7.3728
BSLEX2	2 x Csl	38	610	19	10.1376
BSLEX4	4 x Csl	40	1150	39	12.9024

Hold 0 Isolation Cell (Logic AND): ISOLANDX1, ISOLANDX2, ISOLANDX4, ISOLANDX8




Figure 9.67. Logic Symbol of Hold 1 Isolation Cell (Logic AND)

Table 9.133. Hold 0 Isolation Cell (Logic AND) Truth Table

D	ISO	Q
0	X	0
X	0	0
1	1	1

Table 9.134. Hold 0 Isolation Cell (Logic AND) Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
ISOLANDX1	1 x Csl	111	366	20	7.3728
ISOLANDX2	2 x Csl	129	644	26	9.2016
ISOLANDX8	8 x Csl	165	2354	50	18.4320

Hold 1 Isolation Cell (Logic OR): ISOLORX1, ISOLORX2, ISOLORX4, ISOLORX8




Figure 9.68. Logic Symbol of Hold 0 Isolation Cell (Logic OR)

Table 9.135. Hold 1 Isolation Cell (Logic OR) Truth Table

D	ISO	Q
0	0	0
X	1	1
1	X	1

Table 9.136. Hold 1 Isolation Cell (Logic OR) Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
ISOLORX1	1 x Csl	84	330	45	7.3728
ISOLORX2	2 x Csl	82	611	76	9.2160
ISOLORX8	8 x Csl	162	2305	326	17.5104

Low to High Level Shifter: LSUPX1, LSUPX2, LSUPX4, LSUPX8




Figure 9.69. Logic Symbol of Low to High Level Shifter

Table 9.137. Low to High Level Shifter Truth Table

D	Q
0	0
X	1
1	1

Table 9.138. Low to High Level Shifter Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
LSUPX1	1 x Csl	262	450	112	22.1184
LSUPX2	2 x Csl	301	733	158	22.1184
LSUPX8	8 x Csl	500	2376	465	36.8640

High to Low Level Shifter: LSDNX1, LSDNX2, LSDNX4, LSDNX8




Figure 9.70. Logic Symbol of High to Low Level Shifter

Table 9.139. High to Low Level Shifter

D	Q
0	0
X	1
1	1

Table 9.140. High to Low Level Shifter Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	(um ²)
LSDNX1	1 x Csl	69	306	31	5.5296
LSDNX2	2 x Csl	78	585	58	7.3728
LSDNX8	8 x Csl	143	2639	231	23.0400

Low to High Level Shifter/ Active Low Enable: LSUPENX1, LSUPENX2, LSUPENX4, LSUPENX8




Figure 9.71. Logic Symbol of Low to High Level Shifter/Active Low Enable

Table 9.141. Low to High Level Shifter /Active Low Enable Truth Table

D	ENB	Q
X	0	1
0	1	0
1	1	1

Table 9.142. Low to High Level Shifter/Active Low Enable Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	(um ²)
LSUPENX1	1 x Csl	280	787	450	27.3880
LSUPENX2	2 x Csl	285	923	975	31.1328
LSUPENX8	8 x Csl	608	3125	1680	42.9410

High to Low Level Shifter/ Active Low Enable: LSDNENX1, LSDNENX2, LSDNENX4, LSDNENX8




Figure 9.72. Logic Symbol of High to Low Level Shifter/Active Low Enable

Table 9.143. High to Low Level Shifter / Active Low Enable Truth Table

D	ENB	Q
X	0	1
0	1	0
1	1	1

Table 9.144. High to Low Level Shifter/ Active Low Enable Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	(um ²)
LSDNENX1	1 x Csl	69	28	200	10.9250
LSDNENX2	2 x Csl	82	30	220	18.4000
LSDNENX8	8 x Csl	218	457	800	29.4400

Pos Edge Retention DFF: RDFFX1, RDFFX2




Figure 9.73. Logic Symbol of Pos Edge Retention DFF

Table 9.145. Pos Edge Retention DFF Transition Table

RETN	D	CLK	Q[n+1]	QN[n+1]	Mode
1	0	Rise	0	1	Normal mode write 0
1	1	Rise	1	0	Normal mode write 1
1	X	Fall	Q[n]	QN[n]	Normal mode latch state
0	X	X	X	X	Retention mode
Rise	X	0	Q[n]	QN[n]	Restore mode
X	X	X	X	X	Power down no retention

Table 9.146. Pos Edge Retention DFF Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Clload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	fW/MHz	
RDFFX1	1 x Csl	Q	173	1056	134	58.0608
		QN	251			
RDFFX2	2 x Csl	Q	195	1188	246	58.9824
		QN	293			

Scan Pos Edge Retention DFF: RSDFFX1, RSDFFX2




Figure 9.74. Logic Symbol of Scan Pos Edge Retention DFF

Table 9.147. Scan Pos Edge Retention DFF Transition Table

RETN	D	CLK	SI	SE	Q[n+1]	QN[n+1]	Mode
1	X	X	X	X	0	1	Normal mode reset
1	0	Rise	X	0	0	1	Normal mode write 0
1	X	Rise	0	1	0	1	Scan mode write 0
1	X	Rise	1	1	1	0	Scan mode write 1
1	1	Rise	X	0	1	0	Normal mode write 1
1	X	Fall	X	X	Q[n]	QN[n]	Normal mode latch state
0	X	X	X	X	X	X	Retention mode
Rise	X	0	0	0	Q[n]	QN[n]	Restore mode
X	X	X	X	X	X	X	Power down no retention

Table 9.148. Scan Pos Edge Retention DFF Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	fW/MHz	
RSDFFX1	1 x Csl	Q	177	1258	110	66.3552
		QN	255			
RSDFFX2	2 x Csl	Q	194	1374	185	68.1984
		QN	290			

Neg Edge Retention DFF: RDFFNX1, RDFFNX2




Figure 9.75. Logic Symbol of Pos Edge Retention DFF

Table 9.149. Neg Edge Retention DFF Transition Table

RETN	D	CLK	Q[n+1]	QN[n+1]	Mode
1	0	Fall	0	1	Normal mode write 0
1	1	Fall	1	0	Normal mode write 1
1	X	Rise	Q[n]	QN[n]	Normal mode latch state
0	X	X	X	X	Retention mode
Rise	X	0	Q[n]	QN[n]	Restore mode
X	X	X	X	X	Power down no retention

Table 9.150. Neg Edge Retention DFF Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Clload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	fW/MHz	
RDFFNX1	1 x Csl	Q	202	1168	110	57.1392
		QN	297			
RDFFNX2	2 x Csl	Q	214	1536	195	58.9824
		QN	310			

Scan Neg Edge Retention DFF: RSDDFNX1, RSDDFNX2




Figure 9.76. Logic Symbol of Scan Neg Edge Retention DFF

Table 9.151. Scan Neg Edge Retention DFF Transition Table

RETN	D	CLK	SI	SE	Q[n+1]	QN[n+1]	Mode
1	X	X	X	X	0	1	Normal mode reset
1	0	Fall	X	0	0	1	Normal mode write 0
1	X	Fall	0	1	0	1	Scan mode write 0
1	X	Fall	1	1	1	0	Scan mode write 1
1	1	Fall	X	0	1	0	Normal mode write 1
1	X	Rise	X	X	Q[n]	QN[n]	Normal mode latch state
0	X	X	X	X	X	X	Retention mode
Rise	X	0	0	0	Q[n]	QN[n]	Restore mode
X	X	X	X	X	X	X	Power down no retention

Table 9.152. Scan Neg Edge Retention DFF Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	fW/MHz	
RSDDFFNX1	1 x Csl	Q	206	1374	127	66.3552
		QN	301			
RSDDFFNX2	2 x Csl	Q	212	1742	241	68.1984
		QN	310			

Header Cell: HEADX2, HEADX4, HEADX8, HEADX16, HEADX32




Figure 9.77. Logic Symbol of Header Cell

Table 9.153. Header Cell Truth Table

SLEEP	VDDG	VDD	SLEEPQ
0	1	1	0
1	1	hi-z	1

Table 9.154. Header Cell Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	(um ²)
HEADX2	2 x Csl	-	0.74	0.312	27.6480
HEADX8	8 x Csl	-	3	1.6	44.2368
HEADX32	32 x Csl	-	13.2	7.2	112.4352

Always on Inverter: AOINVX1, AOINVX2, AOINVX4




Figure 9.78. Logic Symbol of Always on Non-inverting Buffer

Table 9.14155. Always on Non-inverting Buffer Truth Table

IN	VDDG	VSS	Q
0	1	0	0
1	1	0	1

Table 9.156. Always on Non-inverting Buffer Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
AOINVX1	1 x Csl	66	306	28	22.1184
AOINVX2	2 x Csl	76	585	60	22.1184
AOINVX4	4 x Csl	98	1071	112	27.6480

Always on Non-inverting Buffer: AOBUX1, AOBUX2, AOBUX4




Figure 9.79. Logic Symbol of Always on Non-inverting Buffer

Table 9.157142. Always on Non-inverting Buffer Truth Table

IN	VDDG	VSS	Q
0	1	0	0
1	1	0	1

Table 9.158. Always on Non-inverting Buffer Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF				Area
	Cload	Prop Delay (Avg)	Power		
			Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
		ps	nW	nW/MHz	
AOBUFX1	1 x Csl	66	306	28	22.1184
AOBUFX2	2 x Csl	76	585	60	22.1184
AOBUFX4	4 x Csl	98	1071	112	27.6480

Always on Pos Edge DFF, w/ Async Low-Active Reset: AODFFARX1, AODFFARX2




Figure 9.80. Logic Symbol of Always on Pos Edge DFF, w/ Async Low-Active Reset

Table 9.159. Always on Pos Edge DFF, w/ Async Low-Active Reset Transition Table

RSTB	CLK	D	Q	QN
0	X	X	0	1
1	Rise	0	0	1
1	Rise	1	1	0
1	0	X	Q	QN
1	1	X	Q	QN

Table 9.160. Always on Pos Edge DFF, w/ Async Low-Active Reset Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
AODFFARX1	1 x Csl	Q	255	970	96	46.0800
		QN	186			
AODFFARX2	2 x Csl	Q	290	1120	122	49.7664
		QN	197			

Always on Neg Edge DFF, w/ Async Low-Active Reset: AODFFNARX1, AODFFNARX2




Figure 9.81. Logic Symbol of Always on Neg Edge DFF, w/ Async Low-Active Reset

Table 9.161. Always on Neg Edge DFF, w/ Async Low-Active Reset Transition Table

RSTB	CLK	D	Q	QN
0	X	X	0	1
1	Fall	0	0	1
1	Fall	1	1	0
1	0	X	Q	QN
1	1	X	Q	QN

Table 9.162. Always on Neg Edge DFF, w/ Async Low-Active Reset Electrical Parameters and Areas

Cell Name	Operating Conditions: VDD=1.2 V DC, Temp=25 Deg.C, Operating Frequency: Freq=300 MHz, Capacitive Standard Load: Csl=13 fF					Area
	Cload	Output	Prop Delay (Avg) Clk to OUT (Q, QN)	Power		
				Leakage (VDD=1.32 V DC, Temp=25 Dec.C)	Dynamic	
			ps	nW	nW/MHz	
AODFFNARX1	1 x Csl	Q	287	620	100	47.9232
		QN	213			
AODFFNARX2	2 x Csl	Q	322	970	132	47.9232
		QN	227			

Bus Keeper: BUSKP




Figure 9.82. Logic Symbol of Bus Keeper

Table 9.163. Bus Keeper Truth Table

Z
1

P-MOSFET: PMT1, PMT2, PMT3




Figure 9.83. Logic Symbol of P-MOSFET

Table 9.164. P-MOSFET Truth Table

Z
1

N-MOSFET: NMT1, NMT2, NMT3




Figure 9.84. Logic Symbol of N-MOSFET

Table 9.165. N-MOSFET Truth Table

Z
1

Tie High: TIEH



Figure 9.85. Logic Symbol of Tie High

Table 9.166. Tie High Truth Table

Z
1

Tie Low: TIEL




Figure 9.86. Logic Symbol of Tie Low

Table 9.167. Tie Low Truth Table

ZN
0

Antenna Diode: ANTENNA



Figure 9.87. Logic Symbol of Antenna Diode

Table 9.168. Antenna Diode Truth Table

IN
*

Decoupling Capacitance: DCAP




Figure 9.88. Logic Symbol of DCAP Decoupling Capacitance

Capacitive Load: CLOAD1




Figure 9.89. Logic Symbol of Capacitive Load

10. Revision history

Table 10.1. Revision history

Revision	Date	Change
A.1	06/01/2007	Initial release
A1.1	06/11/2007	<ul style="list-style-type: none"> – Capacitive Load cell has been added – Filler cells have been updated – Physical structure of double height (high-low-high) digital standard cells (for Level-Shifter cells: Low-High) has been updated – Symbols have been updated – Electrical parameters and areas of cells have been updated
A1.2	06/06/2008	<ul style="list-style-type: none"> – Inverting Buffer cells have been updated – Scan Latches cells have been removed – Async cells in Retention Flip-Flops and scan Flip-Flops cells have been removed – Digital Standard Cell Library deliverables have been updated
A.1.3	11/12/2008	<ul style="list-style-type: none"> – The following cells have been added: Low to High Level Shifters/ Active Low Enable, High to Low Level Shifters/ Active Low Enable – 2 new corners have been added for characterization –
A.1.4	27/12/2008	<ul style="list-style-type: none"> – The table of characterization corners has been updated – The table of characterization corners for Low to High Level Shifters has been removed