Appendix A

Digital System Implementation

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.1 Common 74xx-series logic gates

Copyright © 2013 Elsevier Inc. All rights reserved.



Note: SystemVerilog variable names cannot start with numbers, but the names in the example code in Figure A.2 are chosen to match the manufacturer's data sheet.

Figure A.2 Medium-scale integration chips

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.3 More medium-scale integration (MSI) chips

Copyright © 2013 Elsevier Inc. All rights reserved.



8 KB EPROM

$A_{12:0}$:	address input
$D_{7:0}$:	data output
CEb :	chip enable
OEb :	output enable
PGMb :	program
VPP :	program voltage
NC :	no connection

```
assign D = (~CEb & ~OEb) ? ROM[A]
                         : 8'bz;
```

Figure A.4 2764 8KB EPROM

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.5 FPGA design flow

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.6 ASIC design flow

Copyright © 2013 Elsevier Inc. All rights reserved.



SN54HC04, SN74HC04
HEX INVERTERS

SCLS078D – DECEMBER 1982 – REVISED JULY 2003

- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 20-μA Max I_{CC}
- Typical t_{pd} = 8 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 μA Max

SN54HC04 . . . J OR W PACKAGE
SN74HC04 . . . D, N, NS, OR PW PACKAGE
(TOPVIEW)

SN54HC04 . . . FK PACKAGE
(TOPVIEW)

NC – No internal connection

description/ordering information

The 'HC04 devices contain six independent inverters. They perform the Boolean function $Y = \overline{A}$ in positive logic.

ORDERING INFORMATION

T_A	PACKAGE†		ORDERABLE PARTNUMBER	TOP-SIDE MARKING
–40°C to 85°C	PDIP – N	Tube of 25	SN74HC04N	SN74HC04N
	SOIC – D	Tube of 50	SN74HC04D	HC04
		Reel of 2500	SN74HC04DR	
		Reel of 250	SN74HC04DT	
	SOP – NS	Reel of 2000	SN74HC04NSR	HC04
	TSSOP – PW	Tube of 90	SN74HC04PW	HC04
		Reel of 2000	SN74HC04PWR	
		Reel of 250	SN74HC04PWT	
–55°C to 125°C	CDIP – J	Tube of 25	SNJ54HC04J	SNJ54HC04J
	CFP – W	Tube of 150	SNJ54HC04W	SNJ54HC04W
	LCCC – FK	Tube of 55	SNJ54HC04FK	SNJ54HC04FK

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE
(each inverter)

INPUT A	OUTPUT Y
H	L
L	H

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers there to appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright (c) 2003, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Figure A.7 7404 data sheet page 1

Copyright © 2013 Elsevier Inc. All rights reserved.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} . . . . . –0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1) . . . . . ±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 1) . . . . . ±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) . . . . . ±25 mA
Continuous current through V_{CC} or GND . . . . . ±50 mA
Package thermal impedance, θ_{JA} (see Note 2): D package . . . . . 86° C/W
N package . . . . . 80° C/W
NS package . . . . . 76° C/W
PW package . . . . . 131° C/W
Storage temperature range, T_{stg} . . . . . –65° C to 150° C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

			SN54HC04			SN74HC04			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage		2	5	6	2	5	6	V
V_{IH}	High-level input voltage	V_{CC} = 2 V	1.5			1.5			V
		V_{CC} = 4.5 V	3.15			3.15			
		V_{CC} = 6 V	4.2			4.2			
V_{IL}	Low-level input voltage	V_{CC} = 2 V			0.5			0.5	V
		V_{CC} = 4.5 V			1.35			1.35	
		V_{CC} = 6 V			1.8			1.8	
V_I	Input voltage		0		V_{CC}	0		V_{CC}	V
V_O	Output voltage		0		V_{CC}	0		V_{CC}	V
$\Delta t/\Delta v$	Input transition rise/fall time	V_{CC} = 2 V			1000			1000	ns
		V_{CC} = 4.5 V			500			500	
		V_{CC} = 6 V			400			400	
T_A	Operating free-air temperature		–55		125	–40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Figure A.8 7404 data sheet page 2

Copyright © 2013 Elsevier Inc. All rights reserved.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V_{CC}	$T_A = 25°C$			SN54HC04		SN74HC04		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V_{OH}	$V_I = V_{IH}$ or V_{IL}	$I_{OH} = -20\ \mu A$	2 V	1.9	1.998		1.9		1.9		V
			4.5 V	4.4	4.499		4.4		4.4		
			6 V	5.9	5.999		5.9		5.9		
		$I_{OH} = -4$ mA	4.5 V	3.98	4.3		3.7		3.84		
		$I_{OH} = -5.2$ mA	6 V	5.48	5.8		5.2		5.34		
V_{OL}	$V_I = V_{IH}$ or V_{IL}	$I_{OL} = 20\ \mu A$	2 V		0.002	0.1		0.1		0.1	V
			4.5 V		0.001	0.1		0.1		0.1	
			6 V		0.001	0.1		0.1		0.1	
		$I_{OL} = 4$ mA	4.5 V		0.17	0.26		0.4		0.33	
		$I_{OL} = 5.2$ mA	6 V		0.15	0.26		0.4		0.33	
I_I	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA
I_{CC}	$V_I = V_{CC}$ or 0, $I_O = 0$		6 V			2		40		20	μA
C_i			2 V to 6 V		3	10		10		10	pF

switching characteristics over recommended operating free-air temperature range, CL = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC}	$T_A = 25°C$			SN54HC04		SN74HC04		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{pd}	A	Y	2 V		45	95		145		120	ns
			4.5 V		9	19		29		24	
			6 V		8	16		25		20	
t_t		Y	2 V		38	75		110		95	ns
			4.5 V		8	15		22		19	
			6 V		6	13		19		16	

operating characteristics, $T_A = 25°C$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per inverter	No load	20	pF

Figure A.9 7404 data sheet page 3

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.10 Integrated circuit packages

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.11 Majority circuit on breadboard

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.12 Majority gate schematic with chips and pins identified

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.13 Printed circuit board cross-section

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.14 Apple II+ circuit board

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.15 Transmission line symbol

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.16 Transmission line with matched termination

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.17 Voltage waveforms for Figure A.16 at points *A*, *B*, and *C*

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.18 Equivalent circuit of Figure A.16 at steady state

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.19 Transmission line with matched source and load impedances

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.20 Voltage waveforms for Figure A.19 at points *A*, *B*, and *C*

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.21 Equivalent circuit of Figure A.19 at steady state

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.22 Transmission line with open load termination

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.23 Voltage waveforms for Figure A.22 at points *A*, *B*, and *C*

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.24 Transmission line with short termination

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.25 Voltage waveforms for Figure A.24 at points *A*, *B*, and *C*

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.26 Transmission line with mismatched termination

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.27 Voltage waveforms for Figure A.26 at points *A*, *B*, and *C*

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.28 Equivalent circuit of Figure A.26 at steady state

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.29 Transmission line with mismatched source and load terminations

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.30 Bounce diagram for Figure A.29

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.31 Voltage and current waveforms for Figure A.29

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.32 Termination schemes: (a) parallel, (b) series

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.33 Transmission line models: (a) semi-infinite cable, (b) lossy, (c) ideal

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.34 Transmission line model: (a) for entire line and (b) with additional length, *dx*

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.35 Transmission line showing incoming, reflected, and load voltages and currents

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure A.36 Digital system modeled with transmission line

Copyright © 2013 Elsevier Inc. All rights reserved.



App M 01

Copyright © 2013 Elsevier Inc. All rights reserved.



UNN Figure 1

Copyright © 2013 Elsevier Inc. All rights reserved.