

Appendix A

Digital System Implementation






Figure A.1 Common 74xx-series logic gates



Note: SystemVerilog variable names cannot start with numbers, but the names in the example code in Figure A.2 are chosen to match the manufacturer's data sheet.


Figure A.2 Medium-scale integration chips




7447 7-Segment Decoder

7-segment Display Decoder

D_{3:0}: data
a...f: segments
(low = ON)
LTb: light test
RBIb: ripple blanking in
RBOb: ripple blanking out



RBO	LT	RBI	D3:0	a	b	c	d	e	f	g
0	x	x	x	1	1	1	1	1	1	1
1	0	x	x	0	0	0	0	0	0	0
x	1	0	0000	1	1	1	1	1	1	1
1	1	1	0000	0	0	0	0	0	0	1
1	1	1	0001	1	0	0	1	1	1	1
1	1	1	0010	0	0	1	0	0	1	0
1	1	1	0011	0	0	0	0	1	1	0
1	1	1	0100	1	0	0	1	1	0	0
1	1	1	0101	0	1	0	0	1	0	0
1	1	1	0110	1	1	0	0	0	0	0
1	1	1	0111	0	0	0	1	1	1	1
1	1	1	1000	0	0	0	0	0	0	0
1	1	1	1001	0	0	0	1	1	0	0
1	1	1	1010	1	1	1	0	0	1	0
1	1	1	1011	1	1	0	0	1	1	0
1	1	1	1100	1	0	1	1	1	0	0
1	1	1	1101	0	1	1	0	1	0	0
1	1	1	1110	0	0	0	1	1	1	1
1	1	1	1111	0	0	0	0	0	0	0




7485 Comparator

4-bit Comparator

A_{3:0}, B_{3:0}: data
rel_{in}: input relation
rel_{out}: output relation

```
always_comb
if (A > B | (A == B & AgtBin)) begin
    AgtBout = 1; AeqBout = 0; AltBout = 0;
end
else if (A < B | (A == B & AltBin)) begin
    AgtBout = 0; AeqBout = 0; AltBout = 1;
end else begin
    AgtBout = 0; AeqBout = 1; AltBout = 0;
end
```




74181 ALU

4-bit ALU

A_{3:0}, B_{3:0}: inputs
Y_{3:0}: output
F_{3:0}: function select
M: mode select
Cb_n: carry in
Cb_{npk84}: carry out
AeqB: equality
(in some modes)
X, Y: carry lookahead
adder outputs

```
always_comb
case (F)
0000: Y = M ? ~A : A + ~Cbn;
0001: Y = M ? ~(A | B) : A + B + ~Cbn;
0010: Y = M ? (~A) & B : A + ~B + ~Cbn;
0011: Y = M ? 4'b0000 : 4'b1111 + ~Cbn;
0100: Y = M ? ~(A & B) : A + (A & ~B) + ~Cbn;
0101: Y = M ? ~B : (A | B) + (A & ~B) + ~Cbn;
0110: Y = M ? A ^ B : A - B - Cbn;
0111: Y = M ? A & ~B : (A & ~B) - Cbn;
1000: Y = M ? ~A + B : A + (A & B) + ~Cbn;
1001: Y = M ? ~(A ^ B) : A + B + ~Cbn;
1010: Y = M ? B : (A | ~B) + (A & B) + ~Cbn;
1011: Y = M ? A & B : (A & B) + ~Cbn;
1100: Y = M ? 1 : A + A + ~Cbn;
1101: Y = M ? A | ~B : (A | B) + A + ~Cbn;
1110: Y = M ? A | B : (A | ~B) + A + ~Cbn;
1111: Y = M ? A : A - Cbn;
endcase
```

Figure A.3 More medium-scale integration (MSI) chips



8 KB EPROM

$A_{12:0}$: address input
 $D_{7:0}$: data output
 CEb : chip enable
 OEb : output enable
 $PGMb$: program
 VPP : program voltage
 NC : no connection

```

assign D = (~CEb & ~OEb) ? ROM[A]
           : 8'bz;
  
```

Figure A.4 2764 8KB EPROM




Figure A.5 FPGA design flow





Figure A.6 ASIC design flow

SN54HC04, SN74HC04 HEX INVERTERS


SCLS078D – DECEMBER 1982 – REVISED JULY 2003

- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 20- μ A Max I_{CC}
- Typical $t_{pd} = 8$ ns
- ± 4 -mA Output Drive at 5 V
- Low Input Current of 1 μ A Max

SN54HC04 ... J OR W PACKAGE
SN74HC04 ... D, N, NS, OR PW PACKAGE
(TOPVIEW)



SN54HC04 ... FK PACKAGE
(TOPVIEW)



NC – No internal connection

description/ordering information

The 'HC04 devices contain six independent inverters. They perform the Boolean function $Y = \bar{A}$ in positive logic.

ORDERING INFORMATION

T _A	PACKAGE†		ORDERABLE PARTNUMBER	TOP-SIDE MARKING
-40°C to 85°C	PDIP – N	Tube of 25	SN74HC04N	SN74HC04N
		Tube of 50	SN74HC04D	
	SOIC – D	Reel of 2500	SN74HC04DR	HC04
		Reel of 250	SN74HC04DT	
	SOP – NS	Reel of 2000	SN74HC04NSR	HC04
	TSSOP – PW	Tube of 90	SN74HC04PW	HC04
		Reel of 2000	SN74HC04PWR	
		Reel of 250	SN74HC04PWT	
-55°C to 125°C	CDIP – J	Tube of 25	SNJ54HC04J	SNJ54HC04J
	CFP – W	Tube of 150	SNJ54HC04W	SNJ54HC04W
	LCCC – FK	Tube of 55	SNJ54HC04FK	SNJ54HC04FK

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each inverter)

INPUT A	OUTPUT Y
H	L
L	H



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers there to appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright (c) 2003, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

Figure A.7 7404 data sheet page 1

SN54HC04, SN74HC04 HEX INVERTERS

SCLS078D – DECEMBER 1982 – REVISED JULY 2003

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	−0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 1)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±25 mA
Continuous current through V_{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 2): D package	86° C/W
N package	80° C/W
NS package	76° C/W
PW package	131° C/W
Storage temperature range, T_{stg}	−65° C to 150° C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JEDEC 51-7.

recommended operating conditions (see Note 3)

		SN54HC04			SN74HC04			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	2	5	6	2	5	6	V
V_{IH}	High-level input voltage	$V_{CC} = 2$ V		1.5	1.5			V
		$V_{CC} = 4.5$ V		3.15	3.15			
		$V_{CC} = 6$ V		4.2	4.2			
V_{IL}	Low-level input voltage	$V_{CC} = 2$ V		0.5	0.5			V
		$V_{CC} = 4.5$ V		1.35	1.35			
		$V_{CC} = 6$ V		1.8	1.8			
V_I	Input voltage	0	V_{CC}		0	V_{CC}		V
V_O	Output voltage	0	V_{CC}		0	V_{CC}		V
$\Delta t/\Delta v$	Input transition rise/fall time	$V_{CC} = 2$ V		1000	1000			ns
		$V_{CC} = 4.5$ V		500	500			
		$V_{CC} = 6$ V		400	400			
T_A	Operating free-air temperature	−55	125		−40	85		°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SN54HC04, SN74HC04 HEX INVERTERS

SCLS078D – DECEMBER 1982 – REVISED JULY 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25 °C			SN54HC04		SN74HC04		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	V _I = V _{IH} or V _{IL}	I _{OH} = -20 µA	2 V	1.9	1.998	1.9	1.9	1.9	1.9	V
			4.5 V	4.4	4.499	4.4	4.4	4.4	4.4	
		I _{OH} = -4 mA	6 V	5.9	5.999	5.9	5.9	5.9	5.9	
			4.5 V	3.98	4.3	3.7	3.84	3.84	3.84	
			6 V	5.48	5.8	5.2	5.34	5.34	5.34	
V _{OL}	V _I = V _{IH} or V _{IL}	I _{OL} = 20 µA	2 V	0.002	0.1	0.1	0.1	0.1	0.1	V
			4.5 V	0.001	0.1	0.1	0.1	0.1	0.1	
			6 V	0.001	0.1	0.1	0.1	0.1	0.1	
		I _{OL} = 4 mA	4.5 V	0.17	0.26	0.4	0.33	0.33	0.33	
			6 V	0.15	0.26	0.4	0.33	0.33	0.33	
I _I	V _I = V _{CC} or 0	6 V	±0.1	±100	±1000	±1000	±1000	±1000	±1000	nA
I _{CC}	V _I = V _{CC} or 0, I _O = 0	6 V		2	40	20	20	20	20	µA
C _i		2 V to 6 V		3	10	10	10	10	10	pF

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	T _A = 25 °C			SN54HC04		SN74HC04		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A	Y	2 V		45	95		145		120	ns
			4.5 V		9	19		29		24	
			6 V		8	16		25		20	
t _i		Y	2 V		38	75		110		95	ns
			4.5 V		8	15		22		19	
			6 V		6	13		19		16	

operating characteristics, T_A = 25 °C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance per inverter	No load	20	pF

Figure A.9 7404 data sheet page 3




Figure A.10 Integrated circuit packages




Figure A.11 Majority circuit on breadboard




Figure A.12 Majority gate schematic with chips and pins identified




Figure A.13 Printed circuit board cross-section




Figure A.14 Apple II+ circuit board




Figure A.15 Transmission line symbol







Figure A.16 Transmission line with matched termination



(a)



(b)



(c)

Figure A.17 Voltage waveforms for Figure A.16 at points A, B, and C




Figure A.18 Equivalent circuit of Figure A.16 at steady state







Figure A.19 Transmission line with matched source and load impedances



(a)



(b)



(c)

Figure A.20 Voltage waveforms for Figure A.19 at points A, B, and C




Figure A.21 Equivalent circuit of Figure A.19 at steady state







Figure A.22 Transmission line with open load termination



(a)



(b)



(c)

Figure A.23 Voltage waveforms for Figure A.22 at points A , B , and C







Figure A.24 Transmission line with short termination



(a)



(b)



(c)

Figure A.25 Voltage waveforms for Figure A.24 at points A, B, and C







Figure A.26 Transmission line with mismatched termination



(a)



(b)



(c)

Figure A.27 Voltage waveforms for Figure A.26 at points A, B, and C




Figure A.28 Equivalent circuit of Figure A.26 at steady state




Figure A.29 Transmission line with mismatched source and load terminations




Figure A.30 Bounce diagram for Figure A.29




Figure A.31 Voltage and current waveforms for Figure A.29







Figure A.32 Termination schemes: (a) parallel, (b) series




Figure A.33 Transmission line models: (a) semi-infinite cable, (b) lossy, (c) ideal




Figure A.34 Transmission line model: (a) for entire line and (b) with additional length, dx





Figure A.35 Transmission line showing incoming, reflected, and load voltages and currents




(a)




(b)

Figure A.36 Digital system modeled with transmission line



App M 01



UNN Figure 1