




# **Moore's Law is Slowing Down**

42 Years of Microprocessor Trend Data



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2017 by K. Rupp

## **MOTIVATION**

# **HARMAN**

# **Multi-Vendor Support**










# **Terasic DE10-Nano**





(Currency: USD)

Price: \$130


Academic: \$110

**Buy it now** 



## **Software - CMA**

### **Contiguous Memory Allocation - Linux Kernel**



```
root@de10-nano;-# cat /proc/meminfo | grep -i cma

CmaTotal: 16384 kB

CmaFree: 15972 kB

Download Linux kernel from
https://github.com/altera-opensource/linux-socfpga/archive/rel_socfpga-4.9.76-ltsi-rt_18.08.02_pr.tar.gz

Configure Linux kernel

# Default contiguous memory area size:
# CONFIG_CMA_SIZE_MBYTES=128
CONFIG_CMA_SIZE_SEL_MBYTES=y # CONFIG_CMA_SIZE_SEL_MENTAGE is not set
# CONFIG_CMA_SIZE_SEL_MIN is not set
# CONFIG_CMA_SIZE_SEL_MIN is not set
# CONFIG_CMA_SIZE_SEL_MIN is not set
# CONFIG_CMA_AIZE_SIZE_MAX is not set
# CONFIG_CMA_AIZE_MEMET=8
```

https://pynq.readthedocs.io/en/v2.0/pynq\_package/pynq.xlnk.html

© 2019 HARMAN INTERNATIONAL INDUSTRIES. INCORPORATED



# **Software - CMA**

export SYSROOT="/usr/local/intelFPGA lite/18.1/embedded/ds-5/sw/gcc/arm-linux-gnueabihf"

#### **Contiguous Memory Allocation - Linux Kernel Module**

#### Setup Environment Variables

```
export PATH=/usr/local/intelFPGA_lite/18.1/embedded/ds-5/sw/gcc/bin:$PATH
export LD_LIBRARY_PATH=/usr/local/intelFPGA_lite/18.1/embedded/ds-5/sw/gcc/arm-linux-gnueabihf/lib:$LD_LIBRARY_PATH
export ARCH=arm
export CROSS_COMPILE=/usr/local/intelFPGA_lite/18.1/embedded/ds-5/sw/gcc/bin/arm-linux-gnueabihf-
export CC=$(CROSS_COMPILE)gcc
export CXC=$(CROSS_COMPILE)g++
```

#### Navigate to 3rdparty/cma and build kernel module

```
cd {VTAR00T}/3rdparty/cma
# configure KSOURCE_DIR in settings.mk
vi settings.mk
make
```

#### Copy kernel module to DE10-Nano and Install Module

```
root@de10-nano:~# insmod cma.ko
[ 22.175781] cma: loading out-of-tree module taints kernel.
[ 22.181858] CMA INFO: Initializeing Contigous Memory Allocator module
```


#### **CMA API Reference**

int	cma_init (void) Initialize CMA api (basically perform open() syscall). More
int	cma_release (void) Release CMA api (basically perform close() syscall). More
void *	cma_alloc_cached (size_t size) Allocate cached, physically contigous memory. More
void *	cma_alloc_noncached (size_t size) Allocate noncached, physically contigous memory. More
int	cma_free (void *mem) Release physically contigous memory. More
unsigned	cma_get_phy_addr (void *mem)  Get physical memory of cma memory block (should be used for DMA). More

# **HARMAN**

# **Software - Driver**

#### Cyclone V & Arria V SoC HPS Physical Memory Map



```
vta phy addr t VTAMemGetPhyAddr(void* buf) {
 return cma get phy addr(buf) + 0x80000000:
class VTADevice {
public:
 VTADevice() {
   // VTA stage handles
   vta host handle = VTAMapRegister(VTA HOST ADDR)
  ~VTADevice() {
   // Close VTA stage handle
   VTAUnmapRegister(vta host handle );
  int Run(vta phy addr t insn phy addr,
         uint32 t insn count.
          uint32 t wait cycles) {
   VTAWriteMappedReg(vta host handle , 0x04, 0);
   VTAWriteMappedReg(vta host handle , 0x08, insn count);
   VTAWriteMappedReg(vta host handle , 0x0c, insn phy addr);
   VTAWriteMappedReg(vta host handle , 0x0, VTA START);
   // Loop until the VTA is done
   unsigned t. flag = 0:
   for (t = 0; t < wait cycles; ++t) {</pre>
     flag = VTAReadMappedReg(vta host_handle_, 0x00);
     flag &= 0x2;
     if (flag == 0x2) break;
     std::this thread::yield();
   // Report error if timeout
   return t < wait cycles ? 0 : 1;</pre>
private:
 // VTA handles (register maps)
 void* vta host handle {nullptr}:
};
```



## **Hardware**

#### **Configure Chisel VTA for DE10-Nano**


```
/** PyngConfig. Shell configuration for Pyng */
class PyngConfig
    extends Config((site, here, up) => {
      case ShellKev =>
        ShellParams(
          hostParams = AXIParams(coherent = false,
                                 addrBits = 16,
                                 dataBits = 32,
                                 lenBits = 8.
                                 userBits = 1),
          memParams = AXIParams(coherent = true,
                                addrBits = 32,
                                dataBits = 64.
                                lenBits = 8.
                                userBits = 1).
          vcrParams = VCRParams().
          vmeParams = VMEParams()
    })
```

```
/** DeloConfig. Shell configuration for Delo */
class De10Config
    extends Config((site, here, up) => {
      case ShellKey =>
        ShellParams(
          hostParams =
            AXIParams(addrBits = 16,
                      dataBits = 32.
                      idBits = 13.
                      lenBits = 4).
         memParams = AXIParams(coherent = true,
                                addrBits = 32.
                                dataBits = 64.
                                lenBits = 4. // limit to 16 beats
                                userBits = 5).
          vcrParams = VCRParams().
         vmeParams = VMEParams()
    })
```




# Hardware

#### **Datapath of Chisel VTA**





# Hardware





# **Getting Started**

- Step 1: Get DE10-Nano and download & install Quartus Prime 18.1 Lite Edition
- **Step 2: Download SDCard Image from Terasic (Require Registration)**
- Step 3: Get files from https://github.com/liangfu/de10-nano-supplement
- **Step 4: Extract the files** 
  - Step 4.1: Replace the zImage in SDCard Image
  - Step 4.2: Extract rootfs\_supplement.tgz to rootfs to install Python3
  - Step 4.3: Copy cma.ko to home directory
- Step 5: Cross compile TVM with USE\_VTA\_FPGA flag ON
- **Step 6: Copy the compiled TVM to the SDCard**
- Step 7: Install kernel module cma.ko and run apps/vta\_rpc/start\_rpc\_server.sh
- Step 8: Configure vta/config/de10nano\_config.json to vta\_config.json
- Step 9: Go to vta/hardware/intel and run make command
- **Step 10: Get the generated .sof file programmed into hardware**
- Step 11: Evaluate the unit test script test\_vta\_insn.py with python3. Hooray!

