

AURIX™ TC33xEXT

About this document

Scope and purpose

The Appendix supplies information specific for the TC33xEXT supplementing the family documentation.

Table of Contents

	About this document	Preface-1
	Table of Contents	TOC-1
1	Introduction	1-1
2	Memory Maps (MEMMAP)	2-1
2.1	Overview	2-1
2.2	Functional Description	2-1
2.2.1	Segments	2-1
2.3	Bus Fabric SRI	2-2
2.4	Bus Instance SPB	2-7
2.5	Bus Instance BBB	2-9
2.6	Revision History	2-11
3	TC33xEXT Firmware	3-1
3.1	Checker Software exit information for ALL CHECKS PASSED	3-1
3.2	Revision History	3-1
4	On-Chip System Connectivity {and Bridges}	4-1
4.1	TC33xEXT Specific IP Configuration	4-1
4.2	TC33xEXT Specific Register Set	4-2
4.3	TC33xEXT Specific Registers	4-4
4.3.1	sri slave interface	4-4
4.4	Connectivity	4-4
4.5	Interconnection Matrices	4-4
4.5.1	Domain 0 Interconnection Matrix	4-4
4.6	Revision History	4-5
4.7	FPI Bus Control Units (SBCU, EBCU)	4-6
4.7.1	TC33xEXT Specific IP Configuration	4-6
4.7.2	SBCU Control Unit Registers	4-6
4.7.2.1	SBCU Control Registers Descriptions	4-9
4.7.2.2	SBCU OCDS Registers Descriptions	4-10
4.7.3	EBCU Control Unit Registers	4-17
4.7.3.1	EBCU Control Registers Descriptions	4-20
4.7.3.2	EBCU OCDS Registers Descriptions	4-21
4.7.4	Connectivity	4-28
4.7.4.1	SBCU Connectivity	4-28
4.7.4.2	EBCU Connectivity	4-28
4.7.5	Revision History	4-28
5	CPU Subsystem (CPU)	5-1
5.1	TC33xEXT Specific Configuration	5-1
5.2	TC33xEXT Specific Register Set	5-1
5.3	TC33xEXT Specific Registers	5-17
5.3.1	SRI slave interface for SFR+CSFR	5-17
5.4	Connectivity	5-17
5.5	Revision History	5-18
6	Non Volatile Memory (NVM) Subsystem	6-1
6.1	Overview	6-1
6.2	Revision History	6-4

6.3	Data Memory Unit (DMU)	6-5
6.3.1	TC33xEXT Specific Register Set	6-5
6.3.2	TC33xEXT Specific Registers	6-11
6.3.2.1	SRI slave interface - Register Address Space	6-11
6.3.3	Connectivity	6-16
6.3.4	Revision History	6-16
6.4	Non Volatile Memory (NVM)	6-17
6.4.1	TC33xEXT Specific Register Set	6-17
6.4.2	Connectivity	6-18
6.4.3	Revision History	6-18
7	Local Memory Unit (LMU)	7-1
8	Default Application Memory (LMU_DAM)	8-1
9	System Control Unit (SCU)	9-1
9.1	TC33xEXT Specific IP Configuration	9-1
9.1.1	LBIST considerations for TC33xEXT	9-1
9.1.1.1	TC33xEXT AA	9-1
9.2	TC33xEXT Specific Register Set	9-2
9.3	TC33xEXT Specific Registers	9-10
9.3.1	SCU: Connections to FPI/BPI bus	9-10
9.4	Connectivity	9-22
9.5	Revision History	9-24
10	Clocking System	10-1
11	Power Management System (PMS)	11-1
11.1	TC33xEXT Specific IP Configuration	11-1
11.2	TC33xEXT Specific Register Set	11-2
11.3	TC33xEXT Specific Registers	11-7
11.3.1	FPI slave interface	11-7
11.4	Connectivity	11-7
11.5	Revision History	11-7
12	Power Management System for Low-End (PMSLE)	12-1
13	Memory Test Unit (MTU)	13-1
13.1	TC33xEXT Specific IP Configuration	13-1
13.2	Handling of Large DSPR SRAMs	13-1
13.3	TC33xEXT Specific Register Set	13-2
13.4	TC33xEXT Specific Registers	13-3
13.4.1	MEMTEST Implementation	13-3
13.4.2	MEMMAP Implementation	13-8
13.4.3	MEMSTAT Implementation	13-10
13.4.4	MEMDONE Implementation	13-13
13.4.5	MEMFDA Implementation	13-17
13.5	SSH Instances	13-22
13.5.1	Ganging for SRAM test and initialization	13-25
13.6	Connectivity	13-26
13.7	Revision History	13-27
14	General Purpose I/O Ports and Peripheral I/O Lines (Ports)	14-1
14.1	TC33xEXT Specific IP Configuration	14-1
14.2	TC33xEXT Specific Register Set	14-1

14.3	Pn Registers	14-23
14.3.1	SPB bus slave interface	14-23
14.4	Device Specific Connectivity Documentation	14-97
14.5	Revision History	14-98
15	Safety Management Unit (SMU)	15-1
15.1	TC33xEXT Specific IP Configuration	15-1
15.2	TC33xEXT Specific Register Set	15-2
15.3	TC33xEXT Specific Registers	15-4
15.3.1	TC33xEXT Specific Registers	15-5
15.3.1.1	FPI slave interface	15-5
15.4	TC33xEXT Specific Alarm Mapping	15-22
15.4.1	TC33xEXT Specific Pre-Alarms	15-22
15.4.2	TC33xEXT Specific Alarms	15-25
15.5	Connectivity	15-42
15.6	Revision History	15-43
16	Interrupt Router (IR)	16-1
16.1	TC33xEXT Specific Interrupt Router Configuration	16-1
16.2	TC33xEXT Specific Control Registers	16-2
16.3	TC33xEXT Specific Registers	16-4
16.4	TC33xEXT Specific Service Request Control (SRC) registers	16-5
16.5	TC33xEXT Specific Registers	16-9
16.5.1	IR Service Request Control Registers (SRC)	16-9
16.6	Revision History	16-23
17	Flexible CRC Engine (FCE)	17-1
17.1	TC33xEXT Specific IP Configuration	17-1
17.2	TC33xEXT Specific Register Set	17-2
17.3	TC33xEXT Specific Registers	17-3
17.4	Connectivity	17-3
17.5	Revision History	17-3
18	Direct Memory Access (DMA)	18-1
18.1	TC33xEXT Specific IP Configuration	18-1
18.2	TC33xEXT Specific Register Set	18-1
18.3	TC33xEXT Specific Registers	18-4
18.4	Connectivity	18-4
18.5	Revision History	18-4
19	Signal Processing Unit (SPU)	19-1
19.1	TC33xEXT Specific IP Configuration	19-1
19.2	TC33xEXT Specific Register Set	19-1
19.3	TC33xEXT Specific Registers	19-6
19.4	Connectivity	19-6
19.5	Revision History	19-7
20	SPU Lockstep Comparator (SPULCKSTP)	20-1
21	Extended Memory (EMEM)	21-1
21.1	TC33xEXT Specific IP Configuration	21-1
21.2	TC33xEXT Specific Register Set	21-1
21.3	TC33xEXT Specific Registers	21-3
21.4	Connectivity	21-3

21.5	Revision History	21-4
22	Radar Interface (RIF)	22-1
22.1	TC33xEXT Specific IP Configuration	22-1
22.2	TC33xEXT Specific Register Set	22-1
22.2.1	Address Map	22-1
22.3	TC33xEXT Specific Registers	22-1
22.4	Connectivity	22-1
22.5	Revision History	22-2
23	High Speed Pulse Density Modulation Module (HSPDM)	23-1
23.1	TC33xEXT Specific IP Configuration	23-1
23.2	TC33xEXT Specific Register Set	23-1
23.2.1	Address Map	23-1
23.3	TC33xEXT Specific Registers	23-1
23.4	Connectivity	23-1
23.4.1	Connections Regarding Hardware Run Feature	23-1
23.4.2	Pinning and Layout	23-2
23.5	Revision History	23-2
24	Camera and ADC Interface (CIF)	24-1
25	System Timer (STM)	25-1
25.1	TC33xEXT Specific IP Configuration	25-1
25.2	TC33xEXT Specific Register Set	25-1
25.3	TC33xEXT Specific Registers	25-1
25.4	Connectivity	25-1
25.5	Revision History	25-2
26	Generic Timer Module (GTM)	26-1
27	Capture/Compare Unit 6 (CCU6)	27-1
27.1	TC33xEXT Specific Register Set	27-1
27.2	TC33xEXT Specific Registers	27-7
27.3	Connectivity	27-7
27.4	Revision History	27-12
28	General Purpose Timer Unit (GPT12)	28-1
28.1	TC33xEXT Specific Register Set	28-1
28.2	TC33xEXT Specific Registers	28-1
28.3	Connectivity	28-2
28.4	Revision History	28-3
29	Converter Control Block (CONVCTRL)	29-1
29.1	TC33xEXT-Specific IP Configuration	29-1
29.2	TC33xEXT Specific Register Set	29-1
29.3	TC33xEXT Specific Registers	29-1
29.4	Connectivity	29-2
29.5	Revision History	29-2
30	Enhanced Versatile Analog-to-Digital Converter (EVADC)	30-1
30.1	TC33xEXT-Specific IP Configuration	30-1
30.2	TC33xEXT Specific Register Set	30-2
30.3	Connectivity	30-3
30.3.1	Analog Module Connections	30-3
30.3.2	Digital Module Connections	30-6

30.4	Revision History	30-8
31	Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)	31-1
32	Inter-Integrated Circuit (I2C)	32-1
33	High Speed Serial Link (HSSL)	33-1
34	Asynchronous Serial Interface (ASCLIN)	34-1
34.1	TC33xEXT Specific IP Configuration	34-1
34.2	TC33xEXT Specific Register Set	34-2
34.3	TC33xEXT Specific Registers	34-14
34.4	Connectivity	34-14
34.5	Revision History	34-18
35	Queued Synchronous Peripheral Interface (QSPI)	35-1
35.1	TC33xEXT Specific IP Configuration	35-1
35.2	TC33xEXT Specific Register Set	35-2
35.3	TC33xEXT Specific Registers	35-10
35.3.1	Register block QSPI	35-10
35.4	Connectivity	35-14
35.5	Revision History	35-18
36	Micro Second Channel (MSC)	36-1
37	Single Edge Nibble Transmission (SENT)	37-1
37.1	TC33xEXT Specific IP Configuration	37-1
37.2	TC33xEXT Specific Register Set	37-2
37.3	TC33xEXT Specific Registers	37-2
37.4	Connectivity	37-2
37.4.1	Interrupt and DMA Controller Service Requests	37-2
37.4.2	Trigger Inputs	37-2
37.4.3	Connections of SENT	37-2
37.5	Revision History	37-3
38	CAN Interface (MCMCAN)	38-1
38.1	TC33xEXT Specific IP Configuration	38-1
38.2	TC33xEXT Specific Register Set	38-2
38.3	TC33xEXT Specific Registers	38-7
38.4	Connectivity	38-7
38.5	Revision History	38-10
39	FlexRay™ Protocol Controller (E-Ray)	39-1
40	Peripheral Sensor Interface (PSI5)	40-1
41	Peripheral Sensor Interface with Serial PHY Connection (PSI5-S)	41-1
42	Gigabit Ethernet MAC (GETH)	42-1
42.1	TC33xEXT Specific IP Configuration	42-1
42.2	TC33xEXT Specific Register Set	42-1
42.3	TC33xEXT Specific Registers	42-18
42.4	Connectivity	42-18
42.5	DMA Burst Lengths Limitations by the System	42-19
42.6	Buffer and Descriptor Alignment	42-19
42.7	Embedded FIFOs	42-20
42.8	Master TAG ID	42-20

42.9	Interrupt Service Requests	42-20
42.10	Clocks	42-20
42.11	Revision History	42-22
43	External Bus Unit (EBU)	43-1
44	SD- and eMMC Interface (SDMMC)	44-1
44.1	TC33xEXT Specific Register Set	44-2
44.2	TC33xEXT Specific Registers	44-2
44.3	Connectivity	44-2
44.4	Revision History	44-3
45	Hardware Security Module (HSM)	45-1
46	Input Output Monitor (IOM)	46-1
47	8-Bit Standby Controller (SCR)	47-1
	Revision history	RevisionHistory-1

Introduction

1 Introduction

For Introduction, block diagrams and feature set consult the family document.

For Pinning consult the Data Sheet.

Memory Maps (MEMMAP)

2 Memory Maps (MEMMAP)

This is the automatically generated memory map of the TC33xEXT.

2.1 Overview

The memory map describes the address locations and access possibilities for the units, memories, and reserved areas as “seen” from the different on-chip buses’ point of view.

2.2 Functional Description

The bus-specific address maps describe how the different bus master devices react on accesses to on-chip memories and modules, and which address ranges are valid or invalid for the corresponding buses.

The detailed address mapping of e.g. control registers, SRAM blocks or flash banks/sectors within a module is described in the related module chapter.

The SFI is an uni-directional bridge for access from SPB to SRI and therefore not mentioned here as an SRI master in the Address Map. The SFI is fully transparent and does not include an address translation mechanism.

Note: In addition to the here described system address map, each TriCore has a TriCore IP internal access to its PSPR via C000_0000_H and an internal access to its DSPR via D000_0000_H. This additional/private view to the local scratch pad SRAMs is described in the CPU chapter.

Table 1 defines the acronyms and other terms that are used in the address maps.

Table 1 Definition of Acronyms and Terms

Term	Description
BE	A bus access is terminated with a bus error.
ok	A bus access is allowed and is executed.
16	A bus access with width 16 and 32 bits is allowed and executed.
32	A bus access with width 32 bits is allowed and executed.
Access	A bus access is allowed and is executed.

2.2.1 Segments

This section summarizes the contents of the segments.

Segments 0 and 2

These memory segments are reserved.

Segments 1 and 3-7

These memory segments allow access to the CPUs Program and Data Scratch Pad SRAM (PSPR, DSPR), Program and Data Cache SRAMs (PCACHE, DCACHE) as well as TAG SRAMs related to Program and Data Cache (PTAG SRAM¹⁾ and DTAG SRAM¹⁾.

Where DCACHE is supported, DCACHE and DTAG SRAM¹⁾ can be only accessed if the Data Cache is disabled.

PCACHE and PTAG SRAMs¹⁾ can be only accessed if the related Program Cache is disabled.

1) TAG SRAMs are not meant to be used as general SRAMs and can be accessed only with single data access and only with 64 bit aligned address.

Memory Maps (MEMMAP)

The attribute of these segments (cached / non-cached) can be partially configured¹⁾ for each CPUs data and program side individually (see CPU chapter: Physical Memory Attribute Registers, PMAx).

Segment 8

This memory segment allows cached access to PFlash and BROM.

Segment 9

This memory segment allows cached access to LMU and to EMEM.

Segment 10

This memory segment allows non-cached access to PFlash, DFlash and BROM.

Segment 11

This memory segment allows non-cached access to LMU and to EMEM.

Segment 12

This memory segment is reserved.

Segment 13

This memory segment is reserved.

Segment 14

This memory segment is reserved.

Segment 15

The lower 128 Mbyte is SPB address space and the upper 128 Mbyte is SRI address space.

2.3 Bus Fabric SRI

This is the merged view of all SRI Bus Segments as used in the TC33xEXT.

Table 2 Address Map as seen by Bus Masters on Bus SRI

Address Range		Size	Unit	Access Type	
from	to			Read	Write
00000000 _H	5FFFFFFF _H	-	Reserved	BE	BE
60000000 _H	60017FFF _H	96 Kbyte	Data ScratchPad RAM (CPU1)	ok	ok
60018000 _H	6001BFFF _H	16 Kbyte	Data Cache RAM (CPU1)	ok	ok
6001C000 _H	600BFFFF _H	-	Reserved	BE	BE
600C0000 _H	600C17FF _H	6 Kbyte	Data Cache Tag RAM (CPU1)	ok	ok
600C1800 _H	600FFFFF _H	-	Reserved	BE	BE
60100000 _H	6010FFFF _H	64 Kbyte	Program ScratchPad RAM (CPU1)	ok	ok
60110000 _H	60117FFF _H	32 Kbyte	Program Cache RAM (CPU1)	ok	ok
60118000 _H	601BFFFF _H	-	Reserved	BE	BE

1) Mapping of Cache and TAG SRAMs is controlled via the MTU register MTU_MEMMAP.

Memory Maps (MEMMAP)

Table 2 Address Map as seen by Bus Masters on Bus SRI (cont'd)

Address Range		Size	Unit	Access Type	
from	to			Read	Write
601C0000 _H	601C2FFF _H	12 Kbyte	Program Cache TAG RAM (CPU1)	ok	ok
601C3000 _H	6FFFFFFF _H	-	Reserved	BE	BE
70000000 _H	7002FFFF _H	192 Kbyte	Data ScratchPad RAM (CPU0)	ok	ok
70030000 _H	70033FFF _H	16 Kbyte	Data Cache RAM (CPU0)	ok	ok
70034000 _H	700BFFFF _H	-	Reserved	BE	BE
700C0000 _H	700C17FF _H	6 Kbyte	Data Cache Tag RAM (CPU0)	ok	ok
700C1800 _H	700FFFFFF _H	-	Reserved	BE	BE
70100000 _H	70107FFF _H	32 Kbyte	Program ScratchPad RAM (CPU0)	ok	ok
70108000 _H	7010FFFF _H	32 Kbyte	Program Cache RAM (CPU0)	ok	ok
70110000 _H	701BFFFF _H	-	Reserved	BE	BE
701C0000 _H	701C2FFF _H	12 Kbyte	Program Cache TAG RAM (CPU0)	ok	ok
701C3000 _H	7FFFFFFF _H	-	Reserved	BE	BE
80000000 _H	802FFFFF _H	3 Mbyte	Program Flash (PFI0)	ok	ok
80300000 _H	8FDFFFFF _H	-	Reserved	BE	BE
8FE00000 _H	8FE7FFFF _H	512 Kbyte	Online Data Acquisition (OLDA) (DOM0)	BE	ok
8FE80000 _H	8FFEFFFF _H	-	Reserved	BE	BE
8FFF0000 _H	8FFFFFFF _H	64 Kbyte	Boot ROM (BROM) (DMU)	ok	ok
90000000 _H	90001FFF _H	8 Kbyte	DLMU RAM (CPU0)	ok	ok
90002000 _H	9000FFFF _H	-	Reserved	BE	BE
90010000 _H	9001FFFF _H	64 Kbyte	DLMU RAM (CPU1)	ok	ok
90020000 _H	98FFFFFF _H	-	Reserved	BE	BE
99000000 _H	990FFFFF _H	1 Mbyte	SRI slave interface 0 (access to EMEM module RAM, cached segment) (EMEMRAM0)	ok	ok
99100000 _H	9FFFFFFF _H	-	Reserved	BE	BE
A0000000 _H	A02FFFFF _H	3 Mbyte	Program Flash (PFI0_NC)	ok	ok
A0300000 _H	A7FFFFFF _H	-	Reserved	BE	BE
A8000000 _H	A8003FFF _H	16 Kbyte	Erase Counter (PFI0)	ok	ok
A8004000 _H	A807FFFF _H	-	Reserved	BE	BE
A8080000 _H	A80FFFFF _H	512 Kbyte	Register address space (PFI0)	ok	ok
A8100000 _H	AFFFFFFF _H	-	Reserved	BE	BE
AF000000 _H	AF0FFFFF _H	1 Mbyte	Data Flash 0 EEPROM (DF0) and Host Command Sequence Interpreter (DMU)	ok	ok
AF100000 _H	AF3FFFFF _H	-	Reserved	BE	BE

Memory Maps (MEMMAP)

Table 2 Address Map as seen by Bus Masters on Bus SRI (cont'd)

Address Range		Size	Unit	Access Type	
from	to			Read	Write
AF400000 _H	AF405FFF _H	24 Kbyte	UCB_BMHD0_ORIG (UCB)	ok	ok
			UCB_BMHD1_ORIG (UCB)	ok	ok
			UCB_BMHD2_ORIG (UCB)	ok	ok
			UCB_BMHD3_ORIG (UCB)	ok	ok
			UCB_SSW (UCB)	ok	ok
			UCB_USER (UCB)	ok	ok
			UCB_TEST (UCB)	ok	ok
			UCB_HSMCFG (UCB)	ok	ok
			UCB_BMHD0_COPY (UCB)	ok	ok
			UCB_BMHD1_COPY (UCB)	ok	ok
			UCB_BMHD2_COPY (UCB)	ok	ok
			UCB_BMHD3_COPY (UCB)	ok	ok
			UCB_REDSEC (UCB)	ok	ok
			Reserved (UCB)	ok	ok
			Reserved (UCB)	ok	ok
			UCB_RETEST (UCB)	ok	ok
			UCB_PFLASH_ORIG (UCB)	ok	ok
			UCB_DFLASH_ORIG (UCB)	ok	ok
			UCB_DBG_ORIG (UCB)	ok	ok
			UCB_HSM_ORIG (UCB)	ok	ok
			UCB_HSMCOTP0_ORIG (UCB)	ok	ok
			UCB_HSMCOTP1_ORIG (UCB)	ok	ok
			UCB_ECPRIO_ORIG (UCB)	ok	ok
			UCB_SWAP_ORIG (UCB)	ok	ok
			UCB_PFLASH_COPY (UCB)	ok	ok
			UCB_DFLASH_COPY (UCB)	ok	ok
			UCB_DBG_COPY (UCB)	ok	ok
			UCB_HSM_COPY (UCB)	ok	ok
			UCB_HSMCOTP0_COPY (UCB)	ok	ok
			UCB_HSMCOTP1_COPY (UCB)	ok	ok
			UCB_ECPRIO_COPY (UCB)	ok	ok
			UCB_SWAP_COPY (UCB)	ok	ok

Memory Maps (MEMMAP)

Table 2 Address Map as seen by Bus Masters on Bus SRI (cont'd)

Address Range		Size	Unit	Access Type	
from	to			Read	Write
cont'd			UCB_OTP0_ORIG (UCB)	ok	ok
			UCB_OTP1_ORIG (UCB)	ok	ok
			UCB_OTP2_ORIG (UCB)	ok	ok
			UCB_OTP3_ORIG (UCB)	ok	ok
			UCB_OTP4_ORIG (UCB)	ok	ok
			UCB_OTP5_ORIG (UCB)	ok	ok
			UCB_OTP6_ORIG (UCB)	ok	ok
			UCB_OTP7_ORIG (UCB)	ok	ok
			UCB_OTP0_COPY (UCB)	ok	ok
			UCB_OPT1_COPY (UCB)	ok	ok
			UCB_OPT2_COPY (UCB)	ok	ok
			UCB_OPT3_COPY (UCB)	ok	ok
			UCB_OPT4_COPY (UCB)	ok	ok
			UCB_OPT5_COPY (UCB)	ok	ok
			UCB_OPT6_COPY (UCB)	ok	ok
			UCB_OPT7_COPY (UCB)	ok	ok
AF406000 _H	AF7FFFFFF _H	-	Reserved	BE	BE
AF800000 _H	AF80FFFF _H	64 Kbyte	Configuration Sector Layout (CFS)	ok	ok
AF810000 _H	AFBFFFFFF _H	-	Reserved	BE	BE
AFC00000 _H	AFC1FFFF _H	128 Kbyte	Data Flash 1 EEPROM (DF1) and HSM Command Sequence Interpreter (DMU)	ok	ok
AFC20000 _H	AFDFFFFFF _H	-	Reserved	BE	BE
AFE00000 _H	AFE7FFFF _H	512 Kbyte	Online Data Acquisition (OLDA) (DOM0_NC)	BE	ok
AFE80000 _H	AFFEFFFF _H	-	Reserved	BE	BE
AFFF0000 _H	FFFFFFF _H	64 Kbyte	Boot ROM (BROM) (DMU)	ok	ok
B0000000 _H	B0001FFF _H	8 Kbyte	DLMU RAM (CPU0_NC)	ok	ok
B0002000 _H	B000FFFF _H	-	Reserved	BE	BE
B0010000 _H	B001FFFF _H	64 Kbyte	DLMU RAM (CPU1_NC)	ok	ok
B0020000 _H	B8FFFFFF _H	-	Reserved	BE	BE
B9000000 _H	B90FFFFFF _H	1 Mbyte	SRI slave interface 0 (access to EMEM module RAM, non-cached segment) (EMEMRAM0)	ok	ok
B9100000 _H	F801FFFF _H	-	Reserved	BE	BE
F8020000 _H	F8029FFF _H	40 Kbyte	sri slave interface (FSIRAM)	ok	ok
F802A000 _H	F802FFFF _H	-	Reserved	BE	BE
F8030000 _H	F80300FF _H	256 byte	sri slave interface (FSI)	ok	ok
F8030100 _H	F8037FFF _H	-	Reserved	BE	BE
F8038000 _H	F803FFFF _H	32 Kbyte	sri slave interface (PMU)	ok	ok
F8040000 _H	F807FFFF _H	256 Kbyte	sri slave interface (DMU)	ok	ok
F8080000 _H	F86FFFFFF _H	-	Reserved	BE	BE
F8700000 _H	F870FFFF _H	64 Kbyte	sri slave interface (DOM0)	ok	ok

Memory Maps (MEMMAP)

Table 2 Address Map as seen by Bus Masters on Bus SRI (cont'd)

Address Range		Size	Unit	Access Type	
from	to			Read	Write
F8710000 _H	F87FFFFF _H	-	Reserved	BE	BE
F8800000 _H	F881FFFF _H	128 Kbyte	Safety Memory Protection Register (CPU0) DLMU Safety Memory Protection registers (CPU0) Safety register protection registers (CPU0) Kernel Reset registers (CPU0) Flash Configuration registers (CPU0) Overlay Block Control registers (CPU0) Memory Integrity Registers (CPU0) Core Special Function Registers (CPU0) General Purpose Registers (CPU0) Memory Protection Registers (CPU0) Temporal Protection System registers (CPU0) Floating point register (CPU0) Core Debug Performance Counter registers (CPU0) Data Memory Interface registers (CPU0) Program Memory Interface registers (CPU0)	ok ok ok ok ok ok ok ok ok ok ok ok ok ok ok	ok ok ok ok ok ok ok ok ok ok ok ok ok ok ok
F8820000 _H	F883FFFF _H	128 Kbyte	Safety Memory Protection Register (CPU1) DLMU Safety Memory Protection registers (CPU1) Safety register protection registers (CPU1) Kernel Reset registers (CPU1) Flash Configuration registers (CPU1) Overlay Block Control registers (CPU1) Memory Integrity Registers (CPU1) Core Special Function Registers (CPU1) General Purpose Registers (CPU1) Memory Protection Registers (CPU1) Temporal Protection System registers (CPU1) Floating point register (CPU1) Core Debug Performance Counter registers (CPU1) Data Memory Interface registers (CPU1) Program Memory Interface registers (CPU1)	ok ok ok ok ok ok ok ok ok ok ok ok ok ok ok	ok ok ok ok ok ok ok ok ok ok ok ok ok ok ok
F8840000 _H	FAFFFFFF _H	-	Reserved	BE	BE
FB000000 _H	FB00FFFF _H	64 Kbyte	EMEM RAM SRI Interface Control Registers (EMEMMPU0)	ok	ok
FB010000 _H	FFBFFFFF _H	-	Reserved	BE	BE
FFC00000 _H	FFC1FFFF _H	128 Kbyte	Data Flash 1 EEPROM (DF1) and HSM Command Sequence Interpreter (DMU)	ok	ok
FFC20000 _H	FFFFFFFF _H	-	Reserved	BE	BE

Memory Maps (MEMMAP)

2.4 Bus Instance SPB

Table 3 Address Map as seen by Bus Masters on Bus SPB

Address Range		Size	Unit	Access Type	
from	to			Read	Write
00000000 _H	0FFFFFFF _H	-	Reserved	BE	BE
10000000 _H	FFFFFFF _H	3584 Mbyte	Redirection of SRI ranges (SFIBRIDGE1) Bridge to Bus Segment 00 of SRI (SFIBRIDGE1)	ok	ok
F0000000 _H	F0001FF _H	512 byte	FPI slave interface (FCE)	ok	ok
F0000200 _H	F00003FF _H	-	Reserved	BE	BE
F0000400 _H	F00005FF _H	512 byte	FPI slave interface (CBS)	ok	ok
F0000600 _H	F00006FF _H	256 byte	FPI slave interface (ASCLIN0)	ok	ok
F0000700 _H	F00007FF _H	256 byte	FPI slave interface (ASCLIN1)	ok	ok
F0000800 _H	F00008FF _H	256 byte	FPI slave interface (ASCLIN2)	ok	ok
F0000900 _H	F00009FF _H	256 byte	FPI slave interface (ASCLIN3)	ok	ok
F0000A00 _H	F0000AFF _H	256 byte	FPI slave interface (ASCLIN4)	ok	ok
F0000B00 _H	F0000BFF _H	256 byte	FPI slave interface (ASCLIN5)	ok	ok
F0000C00 _H	F0000FFF _H	-	Reserved	BE	BE
F0001000 _H	F00010FF _H	256 byte	FPI slave interface (STM0)	ok	ok
F0001100 _H	F00011FF _H	256 byte	FPI slave interface (STM1)	ok	ok
F0001200 _H	F00017FF _H	-	Reserved	BE	BE
F0001800 _H	F00018FF _H	256 byte	FPI slave interface (GPT120)	ok	ok
F0001900 _H	F0001BFF _H	-	Reserved	BE	BE
F0001C00 _H	F0001CFF _H	256 byte	Register block QSPI0 (QSPI0)	ok	ok
F0001D00 _H	F0001DFF _H	256 byte	Register block QSPI1 (QSPI1)	ok	ok
F0001E00 _H	F0001EFF _H	256 byte	Register block QSPI2 (QSPI2)	ok	ok
F0001F00 _H	F0001FFF _H	256 byte	Register block QSPI3 (QSPI3)	ok	ok
F0002000 _H	F00029FF _H	-	Reserved	BE	BE
F0002A00 _H	F0002AFF _H	256 byte	FPI slave interface (CCU60)	ok	ok
F0002B00 _H	F0002BFF _H	256 byte	FPI slave interface (CCU61)	ok	ok
F0002C00 _H	F0002FFF _H	-	Reserved	BE	BE
F0003000 _H	F0003AFF _H	2.7 Kbyte	FPI slave interface (SENT)	ok	ok
F0003B00 _H	F000FFFF _H	-	Reserved	BE	BE
F0010000 _H	F0013FFF _H	16 Kbyte	FPI slave interface (DMA)	ok	ok
F0014000 _H	F001CFFF _H	-	Reserved	BE	BE
F001D000 _H	F001F0FF _H	8.2 Kbyte	FPI bus interface (GETH) FPI bus interface (GETH)	ok ok	ok ok
F001F100 _H	F001FFFF _H	-	Reserved	BE	BE
F0020000 _H	F0023FFF _H	16 Kbyte	FPI slave interface (EVADC)	ok	ok
F0024000 _H	F0024FFF _H	-	Reserved	BE	BE

Memory Maps (MEMMAP)

Table 3 Address Map as seen by Bus Masters on Bus SPB (cont'd)

Address Range		Size	Unit	Access Type	
from	to			Read	Write
F0025000 _H	F00250FF _H	256 byte	FPI slave interface (CONVCTRL)	ok	ok
F0025100 _H	F002FFFF _H	-	Reserved	BE	BE
F0030000 _H	F00300FF _H	256 byte	BCU Registers (SBCU)	ok	ok
F0030100 _H	F0035FFF _H	-	Reserved	BE	BE
F0036000 _H	F00363FF _H	1 Kbyte	SCU: Connections to FPI/BPI bus (SCU) Clocking System Registers (SCU) Power Management Registers (SCU)	ok ok ok	ok ok ok
F0036400 _H	F00367FF _H	-	Reserved	BE	BE
F0036800 _H	F0036FFF _H	2 Kbyte	FPI slave interface (SMU)	ok	ok
F0037000 _H	F0037FFF _H	4 Kbyte	IR Status and Control Registers (INT)	ok	ok
F0038000 _H	F0039FFF _H	8 Kbyte	IR Service Request Control Registers (SRC) (SRC)	ok	ok
F003A000 _H	F003A0FF _H	256 byte	SPB bus slave interface (P00)	ok	ok
F003A100 _H	F003A1FF _H	-	Reserved	BE	BE
F003A200 _H	F003A2FF _H	256 byte	SPB bus slave interface (P02)	ok	ok
F003A300 _H	F003A9FF _H	-	Reserved	BE	BE
F003AA00 _H	F003AAFF _H	256 byte	SPB bus slave interface (P10)	ok	ok
F003AB00 _H	F003ABFF _H	256 byte	SPB bus slave interface (P11)	ok	ok
F003AC00 _H	F003ACFF _H	256 byte	SPB bus slave interface (P12)	ok	ok
F003AD00 _H	F003ADFF _H	-	Reserved	BE	BE
F003AE00 _H	F003AEFF _H	256 byte	SPB bus slave interface (P14)	ok	ok
F003AF00 _H	F003AFFF _H	256 byte	SPB bus slave interface (P15)	ok	ok
F003B000 _H	F003B3FF _H	-	Reserved	BE	BE
F003B400 _H	F003B4FF _H	256 byte	SPB bus slave interface (P20)	ok	ok
F003B500 _H	F003B5FF _H	256 byte	SPB bus slave interface (P21)	ok	ok
F003B600 _H	F003B6FF _H	256 byte	SPB bus slave interface (P22)	ok	ok
F003B700 _H	F003B7FF _H	256 byte	SPB bus slave interface (P23)	ok	ok
F003B800 _H	F003BFFF _H	-	Reserved	BE	BE
F003C000 _H	F003C0FF _H	256 byte	SPB bus slave interface (P32)	ok	ok
F003C100 _H	F003C1FF _H	256 byte	SPB bus slave interface (P33)	ok	ok
F003C200 _H	F003C2FF _H	256 byte	SPB bus slave interface (P34)	ok	ok
F003C300 _H	F003FFFF _H	-	Reserved	BE	BE
F0040000 _H	F005FFFF _H	128 Kbyte	System Registers (HSM) Debug Registers (HSM) Communication Registers (HSM) HSM Reset (HSM)	32 32 32 32	32 32 32 32
F0060000 _H	F006FFFF _H	64 Kbyte	FPI slave interface (MTU) FPI slave interface (MTU)	ok ok	ok ok
F0070000 _H	F01FFFFF _H	-	Reserved	BE	BE

Memory Maps (MEMMAP)

Table 3 Address Map as seen by Bus Masters on Bus SPB (cont'd)

Address Range		Size	Unit	Access Type	
from	to			Read	Write
F0200000 _H	F0208FFF _H	36 Kbyte	RAM Area (CAN0) Register Area (CAN0)	ok ok	ok ok
F0209000 _H	F023FFFF _H	-	Reserved	BE	BE
F0240000 _H	F0241FFF _H	8 Kbyte	Standby Controller XRAM (PMS)	ok	ok
F0242000 _H	F0247FFF _H	-	Reserved	BE	BE
F0248000 _H	F02481FF _H	512 byte	FPI slave interface (PMS) SMU registers in Standby power domain (PMS)	ok ok	ok ok
F0248200 _H	F027FFFF _H	-	Reserved	BE	BE
F0280000 _H	F0281FFF _H	8 Kbyte	RAM Area (HSPDM)	ok	ok
F0282000 _H	F02820FF _H	256 byte	FPI slave interface for BPI registers access (HSPDM)	ok	ok
F0282100 _H	F02AFFFF _H	-	Reserved	BE	BE
F02B0000 _H	F02B0FFF _H	4 Kbyte	FPI slave interface (SDMMC0)	ok	ok
F02B1000 _H	F7FFFFFF _H	-	Reserved	BE	BE
F8000000 _H	FFFFFFFF _H	128 Mbyte	Redirection of SRI ranges (SFIBRIDGE1)	ok	ok

2.5 Bus Instance BBB

Table 4 Address Map as seen by Bus Masters on Bus BBB

Address Range		Size	Unit	Access Type	
from	to			Read	Write
00000000 _H	98FFFFFF _H	-	Reserved	BE	BE
99000000 _H	990FFFFF _H	1 Mbyte	BBB slave interface 0 (access to EMEM module RAM, cached segment) (EMEMRAM0)	ok	ok
99100000 _H	B8FFFFFF _H	-	Reserved	BE	BE
B9000000 _H	B90FFFFF _H	1 Mbyte	BBB slave interface 0 (access to EMEM module RAM, non-cached segment) (EMEMRAM0)	ok	ok
B9100000 _H	B93FFFFF _H	-	Reserved	BE	BE
B9400000 _H	B947FFFF _H	512 Kbyte	XTM FPI slave interface (XTM)	ok	ok
B9480000 _H	FFFFFFF _H	-	Reserved	BE	BE
F0000000 _H	FA0000FF _H	-	Reserved	BE	BE
FA000100 _H	FA0001FF _H	256 byte	BCU Registers (EBCU)	ok	ok
FA000200 _H	FA000FFF _H	-	Reserved	BE	BE
FA001000 _H	FA0010FF _H	256 byte	FPI slave interface (AGBT)	ok	ok
FA001100 _H	FA005FFF _H	-	Reserved	BE	BE
FA006000 _H	FA0060FF _H	256 byte	BPI SFF (access to EMEM core registers) (EMEM)	ok	ok
FA006100 _H	FA00FFFF _H	-	Reserved	BE	BE
FA010000 _H	FA01FFFF _H	64 Kbyte	FPI slave interface (MCDSLIGHT)	ok	ok
FA020000 _H	FA03FFFF _H	-	Reserved	BE	BE

Memory Maps (MEMMAP)
Table 4 Address Map as seen by Bus Masters on Bus BBB (cont'd)

Address Range		Size	Unit	Access Type	
from	to			Read	Write
FA040000 _H	FA0401FF _H	512 byte	FPI slave interface (RIF0)	ok	ok
FA040200 _H	FA7FFFFFF _H	-	Reserved	BE	BE
FA800000 _H	FA8007FF _H	2 Kbyte	SPU Registers (SPU0)	ok	ok
FA800800 _H	FA9FFFFFF _H	-	Reserved	BE	BE
FAA00000 _H	FAA0FFFF _H	64 Kbyte	SPU Configuration Memory (SPU0)	32	32
FAA10000 _H	FFFFFFFF _H	-	Reserved	BE	BE

Memory Maps (MEMMAP)

2.6 Revision History

Table 5 Revision History

Reference	Change to Previous Version	Comment
V0.1.12		
–	First release for TC33xEXT.	–
V0.1.13		
–	No changes. Only version number changed to keep alignment with family address map.	–
V0.1.14		
–	No changes. Only version number changed to keep alignment with family address map.	–
V0.1.15		
–	No changes. Only version number changed to keep alignment with family address map.	–
V0.1.16		
–	No changes. Only version number changed to keep alignment with family address map.	–
V0.1.17		
–	No changes. Only version number changed to keep alignment with family address map.	–
V0.1.18		
–	No changes. Only version number changed to keep alignment with family address map.	–
V0.1.19		
–	No changes. Only version number changed to keep alignment with family address map.	
V0.1.20		
–	No changes. Only version number changed to keep alignment with family address map.	
V0.1.21		
Page 7 , Page 9	In bus instances SPB and BBB several address ranges corrected to “BE”.	

3 TC33xEXT Firmware

This chapter supplements the family documentation with device specific information for TC33xEXT devices.

3.1 Checker Software exit information for ALL CHECKS PASSED

Below the SCU_STMEM3...SCU_STMEM6 registers' content corresponding to "ALL CHECKS PASSED" result from Checker Software (CHSW) upon different device reset types is shown.

Table 6 "ALL CHECKS PASSED" indication by CHSW for TC33xEXT

Reset type	Additional conditions	SCU_STMEM3	SCU_STMEM4	SCU_STMEM5	SCU_STMEM6
Cold power-on ¹⁾	--	A073FB1F _H	00000001 _H	A073FB1F _H	A073FB1F _H
Warm power-on	--	A063F82F _H	00000001 _H	A063F82F _H	A063F82F _H
System reset	--	2060B84F _H	00000001 _H	2060B84F _H	2060B84F _H
Application reset	CCUCON5.GETHDIV<>0 CCUCON5.ADASDIV<>0	2060088F _H	00000001 _H	2060088F _H	2060088F _H
	CCUCON5.GETHDIV<>0 CCUCON5.ADASDIV=0	2060088F _H	00400001 _H	2020088F _H	2060088F _H
	CCUCON5.GETHDIV=0 CCUCON5.ADASDIV<>0	2060088F _H	00200001 _H	2040088F _H	2060088F _H
	CCUCON5.GETHDIV=0 CCUCON5.ADASDIV=0	2060088F _H	00600001 _H	2000088F _H	2060088F _H

1) Device start-up after LBIST execution is handled by AURIX™ TC3xx Firmware as cold power-on, therefore the SCU_STMEMx values in this row apply also in such a case (after LBIST).

Note: The result from some check(s) depends on additional conditions as follows:

1. The check for Gigabit Ethernet MAC module calibration will fail after application reset, if the application software has not enabled GETH clock (in SCU_CCUCON5.GETHDIV register) after the previous power-on/system reset(s) - meaning if the module is not used by application - therefore in such use-case anyway the check for this' module calibration is not relevant.
2. The check for RIF module calibration will fail after application reset, if the application software has not enabled ADAS clock (in SCU_CCUCON5.ADASDIV register) after the previous power-on/system reset(s) - meaning if the module is not used by application - therefore in such use-case anyway the check for this' module calibration is not relevant.

3.2 Revision History

Table 7 Revision History

Reference	Change to Previous Version	Comment
V1.1.0.1.14		
	First version of this document	
V1.1.0.1.15, V1.1.0.1.16		
	No change	
V1.1.0.1.17		

TC33xEXT Firmware

Table 7 Revision History

Reference	Change to Previous Version	Comment
Table 6	Footnote added, explaining FW handling after LBIST execution (documentation improvement only, no change in implementation)	
V1.1.0.1.18		
–	No functional changes	

4 On-Chip System Connectivity {and Bridges}

Text with reference to family spec.

4.1 TC33xEXT Specific IP Configuration

Table 8 TC33xEXT specific configuration of DOM

Parameter	DOM0
Application Reset	Application Reset
Access only when any Endinit (SCU_WDTCPUxCON0.EI = 0 for any CPUx)	ENDINIT
Access only when Safety Endinit (SCU_SEICON.EI = 0)	Safety ENDINIT
Access only from HSM Master or HSM debug (or FPRO.PROINHSMCFG=0)	HSM Access
Access only when PSW = Supervisor Mode	Supervisor Mode
Access only when PSW = User Mode 0 or 1	User Mode
Access only when OCDS enabled	Debug Mode
Access only from Master x (when MOD_ACCEN0.ENx = 1 or MOD_ACCEN1.ENx = 1)	Valid Master
Access only from Master x (when MOD_ACCEN0.ENx = 1)	Valid Master (0)
Access only from Master x (when MOD_ACCEN1.ENx = 1)	Valid Master (1)
Number of SCI interfaces	16
sri base address	F8700000 _H
sri address range	10000 _H
OLDA base address	8FE00000 _H
OLDA range	80000 _H
OLDA base address (non-cached)	AFE00000 _H
OLDA range (non-cached)	80000 _H

4.2 TC33xEXT Specific Register Set

Register Address Space Table

Table 9 Register Address Space - DOM

Module	Base Address	End Address	Note
(DOM0)	8FE00000 _H	8FE7FFFF _H	Online Data Acquisition (OLDA)
	AFE00000 _H	AFE7FFFF _H	Online Data Acquisition (OLDA)
DOM0	F8700000 _H	F870FFFF _H	sri slave interface

Register Overview Table

Table 10 Register Overview - DOM0 (ascending Offset Address)

Short Name	Description	Offset Address	Access Mode		Page Number
			Read	Write	
DOM0_PCONx (x=0-15)	Protocol Error Control Register x	00000 _H + x*20 _H	32,U,SV	32,P,SV	See Family Spec
DOM0_PRIORIT Yx (x=0-15)	SCIx Arbiter Priority Register	00008 _H + x*20 _H	32,U,SV	32,P,SV	See Family Spec
DOM0_ERRADD Rx (x=0-15)	SCI x Error Address Capture Register	00010 _H + x*20 _H	32,U,SV	32,P,SV	See Family Spec
DOM0_ERRx (x=0-15)	SCI x Error Capture Register	00018 _H + x*20 _H	32,U,SV	32,P,SV	See Family Spec
DOM0_ID	Identification Register	00408 _H	32,U,SV	BE	See Family Spec
DOM0_PESTAT	Protocol Error Status Register	00410 _H	32,U,SV	32,P,SV	See Family Spec
DOM0_TIDSTAT	Transaction ID Status Register	00418 _H	32,U,SV	32,P,SV	See Family Spec
DOM0_TIDEN	Transaction ID Enable Register	00420 _H	32,U,SV	32,P,SV	See Family Spec
DOM0_BRCON	Domain 0 Bridge Control Register	00430 _H	32,U,SV	32,P,SV	4

On-Chip System Connectivity {and Bridges}**Table 10 Register Overview - DOM0 (ascending Offset Address) (cont'd)**

Short Name	Description	Offset Address	Access Mode		Page Number
			Read	Write	
DOM0_ACCEN0	Access Enable Register 0	004F0 _H	32,U,SV	32,SV,SE	See Family Spec
DOM0_ACCEN1	Access Enable Register 1	004F8 _H	32,U,SV	32,SV,SE	See Family Spec

On-Chip System Connectivity {and Bridges}

4.3 TC33xEXT Specific Registers

4.3.1 sri slave interface

Domain 0 Bridge Control Register

DOM0_BRCON

Domain 0 Bridge Control Register

(00430_H)Application Reset Value: 0000 0200_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0												0			
r												rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0		0		0		1		0		0		0		OLDAEN	
rw		r		rw		rw		r		rw		r		rw	

Field	Bits	Type	Description
OLDAEN	0	rw	Online Data Acquisition Enable This bit is used to control trap generated for write accesses to the OLDA address range associated with this domain. 0 _B Trap generated on a write access to the OLDA memory range. 1 _B No trap generated on a write access to the OLDA memory range.
0	5:1, 8:7, 12:11, 31:20	r	Reserved Read as 0; shall be written with 0.
0	6, 10, 19:13	rw	Reserved Read as 0; shall be written with 0.
1	9	rw	Reserved Read as 1; shall be written with 1.

4.4 Connectivity

No connections in TC33xEXT

4.5 Interconnection Matrices

4.5.1 Domain 0 Interconnection Matrix

By default the crossbar connects MCIs to SCIs. The following connectivity matrix highlights (in red and yellow) the MCI to SCI interconnects that are non-standard in the TC33xEXT. The unimplemented connections are redundant as they would not be useful (illegal or trapping) therefore do not restrict the functionality.

On-Chip System Connectivity {and Bridges}

	r/w	r.o	x	MCI has read write connectivity to SCI	MCI has only read connectivity to SCI	MCI has no connectivity to SCI
DMA MIFO						
SFI F2S						
CPU0						
CPU1						
GETH						
DMA MIF1						
DMA MIF2						

Figure 1 TC33xEXT Domain0 Connectivity Matrix

4.6 Revision History

Table 11 Revision History

Reference	Change to Previous Version	Comment
V1.1.13		
Page 4	Updated BRCON bitfield to show that bit 9 while reserved will read as 1 and should be updated to 1 (The bitfield was incorrectly showing value 0 previously). Restored correct access permission (r/w) for bit fields which are not intended for customer function.	
Page 5	Updated connectivity matrix to show 3 DMA MIF's. DMA MIF2 is not functional.	
V1.1.14		
	No change.	
V1.1.15		
	No change.	
V1.1.16		
	No change.	
V1.1.17		
	No change.	

4.7 FPI Bus Control Units (SBCU, EBCU)

This chapter supplements the family documentation with device specific information for TC33xEXT.

4.7.1 TC33xEXT Specific IP Configuration

The TC33xEXT includes two FPI Bus instances. Each FPI Bus instances has its dedicated Bus Control Unit:

Table 12 Register Address Space - BCU

Module	Base Address	End Address	Note
(EBCU)	F0000000 _H	FFFFFFFF _H	FPI default slave
EBCU	FA000100 _H	FA0001FF _H	BCU Registers
(SBCU)	F0000000 _H	F7FFFFFF _H	FPI default slave
SBCU	F0030000 _H	F00300FF _H	BCU Registers

- System Peripheral Bus (SPB) -> SBCU. The SBCU registers are described in [Chapter 4.7.2](#)
- Back Bone bus (BBB) -> EBCU. The EBCU registers are described in [Chapter 4.7.3](#)

4.7.2 SBCU Control Unit Registers

[Figure 2](#) and [Table 13](#) are showing the address maps with all registers of the System Bus Control Unit (SBCU) module.

List of used Reset Class abbreviations:

- Reset Class 1 -> Debug Reset, Power-on Reset (see chapter SCU / Reset Types)
- Reset Class 3 -> Application Reset, System Reset, Power-on Reset (see chapter SCU / Reset Types)

SBCU Control Registers Overview




Figure 2 SBCU Registers

Table 13 Register Overview - SBCU (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SBCU_ID	Module Identification Register	0008 _H	U,SV	BE	Application Reset	See Family Spec
SBCU_CON	BCU Control Register	0010 _H	U,SV	SV,P	Application Reset	See Family Spec
SBCU_PRIOH	Arbiter Priority Register High	0014 _H	U,SV	SV,E,P	Application Reset	9
SBCU_PRIOL	Arbiter Priority Register Low	0018 _H	U,SV	SV,E,P	Application Reset	10
SBCU_ECON	BCU Error Control Capture Register	0020 _H	U,SV	SV,P	Application Reset	See Family Spec

Table 13 Register Overview - SBCU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SBCU_EADD	BCU Error Address Capture Register	0024 _H	U,SV	SV,P	Application Reset	See Family Spec
SBCU_EDAT	BCU Error Data Capture Register	0028 _H	U,SV	SV,P	Application Reset	See Family Spec
SBCU_DBCNTL	BCU Debug Control Register	0030 _H	U,SV	SV,P	Debug Reset	See Family Spec
SBCU_DBGRNT	SBCU Debug Grant Mask Register	0034 _H	U,SV	SV,P	Debug Reset	10
SBCU_DBADR1	BCU Debug Address 1 Register	0038 _H	U,SV	SV,P	Debug Reset	See Family Spec
SBCU_DBADR2	BCU Debug Address 2 Register	003C _H	U,SV	SV,P	Debug Reset	See Family Spec
SBCU_DBBOS	BCU Debug Bus Operation Signals Register	0040 _H	U,SV	SV,P	Debug Reset	See Family Spec
SBCU_DBGNTT	SBCU Debug Trapped Master Register	0044 _H	U,SV	BE	Debug Reset	12
SBCU_DBADRT	BCU Debug Trapped Address Register	0048 _H	U,SV	BE	Debug Reset	See Family Spec
SBCU_DBBOST	BCU Debug Trapped Bus Operation Signals Register	004C _H	U,SV	BE	Debug Reset	See Family Spec
SBCU_DBDAT	BCU Debug Data Status Register	0050 _H	U,SV	BE	Debug Reset	See Family Spec
SBCU_ALSTATx (x=0-3)	BCU EDC Alarm Status Register x	0060 _H +x *4	U,SV	SV,P	Application Reset	13
SBCU_ALCLR x (x=0-3)	BCU EDC Alarm Clear Register x	0070 _H +x *4	U,SV	SV,P	Application Reset	See Family Spec
SBCU_ALCTRL	BCU EDC Alarm Control Register	0080 _H	U,SV	SV,P	Application Reset	See Family Spec
SBCU_FEGEN	FPI Error Generation Control Register	0084 _H	U,SV	SV,SE	Application Reset	See Family Spec

Table 13 Register Overview - SBCU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SBCU_ACCEN1	Access Enable Register 1	00F8 _H	U,SV	SV,SE	Application Reset	See Family Spec
SBCU_ACCEN0	Access Enable Register 0	00FC _H	U,SV	SV,SE	Application Reset	See Family Spec

4.7.2.1 SBCU Control Registers Descriptions

Note: For all PRIOH / PRIOL bit fields, a lower number has a higher priority in the arbitration round than a higher one.

Arbiter Priority Register High

SBCU_PRIOH

Arbiter Priority Register High

(0014_H)Application Reset Value: FEDC 8888_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED				RESERVED				HSMCMI				HSMRMI			
rw				rw				rw				rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				RESERVED				RESERVED				RESERVED			
rw				rw				rw				rw			

Field	Bits	Type	Description
RESERVED	3:0, 7:4, 11:8, 15:12, 27:24, 31:28	rw	Reserved Read as reset value or last written value; should be written with 0.
HSMRMI	19:16	rw	HSMRMI Priority (Index 12) This bit field defines the priority on the SPB for HSMRMI access to the SPB.
HSMCMI	23:20	rw	HSMCMI Priority (Index 13) This bit field defines the priority on the SPB for HSMCMI access to the SPB.

Arbiter Priority Register Low

SBCU_PRIOL

Arbiter Priority Register Low

(0018_H)Application Reset Value: 8854 3210_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CPU1				CPU0				RESERVED				RESERVED			
rw				rw				rw				rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				SDMMC				RESERVED				DMA			
rw				rw				rw				rw			

Field	Bits	Type	Description
DMA	3:0	rw	DMA / Cerberus Priority (Index 0) This bit field defines the priority on the SPB for DMA and Cerberus access to the SPB.
RESERVED	7:4, 15:12, 19:16, 23:20	rw	Reserved Read as reset value or last written value; should be written with 0.
SDMMC	11:8	rw	SDMMC Priority (Index 2) This bit field defines the priority on the SPB for SDMMC access to the SPB.
CPU0	27:24	rw	CPU0 Priority (Index 6) This bit field defines the priority on the SPB for CPU0 access to the SPB.
CPU1	31:28	rw	CPU1 Priority (Index 7) This bit field defines the priority on the SPB for CPU1 access to the SPB.

4.7.2.2 SBCU OCDS Registers Descriptions

SBCU Debug Grant Mask Register

SBCU_DBGRNT

SBCU Debug Grant Mask Register

(0034_H)Debug Reset Value: 0000 FFFF_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	HSMC MI	HSMR MI	1	1	1	1	CPU1	CPU0	1	1	1	SDMM C	1	DMA
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
DMA	0	rw	DMA / Cerberus Trigger Enable 0 _B FPI Bus transactions with DMA / Cerberus as bus master are enabled for grant trigger event generation. 1 _B FPI Bus transactions with DMA / Cerberus as bus master are disabled for grant trigger event generation.
SDMMC	2	rw	SDMMC Trigger Enable 0 _B FPI Bus transactions with SDMMC as bus master are enabled for grant trigger event generation 1 _B FPI Bus transactions with SDMMC as bus master are disabled for grant trigger event generation
CPU0	6	rw	CPU0 Grant Trigger Enable 0 _B FPI Bus transactions with CPU0 as bus master are enabled for grant trigger event generation. 1 _B FPI Bus transactions with CPU as bus master are disabled for grant trigger event generation.
CPU1	7	rw	CPU1 Grant Trigger Enable 0 _B FPI Bus transactions with CPU1 as bus master are enabled for grant trigger event generation. 1 _B FPI Bus transactions with CPU1 as bus master are disabled for grant trigger event generation.
HSMRMI	12	rw	HSM Register Master Interface Grant Trigger Enable 0 _B FPI Bus transactions requested by the HSM bus master are enabled for grant trigger event generation. 1 _B FPI Bus transactions requested by the HSM bus master are disabled for grant trigger event generation.
HSMCMI	13	rw	HSM Cache Master Interface Grant Trigger Enable 0 _B FPI Bus transactions requested by the HSM bus master are enabled for grant trigger event generation. 1 _B FPI Bus transactions requested by the HSM bus master are disabled for grant trigger event generation.
1	1, 3, 4, 5, 8, 9, 10, 11, 14, 15	rw	Reserved Read as 1 after reset; reading these bits will return the value last written.
0	31:16	r	Reserved Read as 0; should be written with 0.

SBCU Debug Trapped Master Register

SBCU_DBGNTT

SBCU Debug Trapped Master Register

(0044_H)Debug Reset Value: 0000 FFFF_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
rh															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	HSMC MI	HSMR MI	1	1	1	1	CPU1	CPU0	1	1	1	SDMM C	1	DMA
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
DMA	0	rh	DMA / Cerberus FPI Bus Master Status 0 _B The DMA or Cerberus was the FPI bus master. 1 _B Neither DMA nor Cerberus was the FPI Bus master.
SDMMC	2	rh	SDMMC FPI Bus Master Status This bit indicates whether the SDMMC was FPI Bus master when the break trigger event occurred. 0 _B The SDMMC was the FPI bus master. 1 _B The SDMMC was not the FPI Bus master.
CPU0	6	rh	CPU0 FPI Bus Master Status This bit indicates whether the CPU0 was FPI Bus master when the break trigger event occurred. 0 _B The CPU0 was the FPI Bus master. 1 _B The CPU0 was not the FPI Bus master.
CPU1	7	rh	CPU1 FPI Bus Master Status This bit indicates whether the CPU1 was FPI Bus master when the break trigger event occurred. 0 _B The CPU1 was the FPI Bus master. 1 _B The CPU1 was not the FPI Bus master.
HSMRMI	12	rh	HSM Register FPI Bus Master Interface Status This bit indicates whether the HSM was FPI Bus master when the break trigger event occurred. 0 _B HSMRMI was the FPI bus master. 1 _B HSMRMI was not the FPI Bus master.
HSMCMI	13	rh	HSM Cache FPI Bus Master Interface Status This bit indicates whether the HSM was FPI Bus master when the break trigger event occurred. 0 _B HSMCMI was the FPI bus master. 1 _B HSMCMI was not the FPI Bus master.

Field	Bits	Type	Description
1	1, 3, 4, 5, 8, 9, 10, 11, 14, 15	rh	Reserved Read as 1 after reset; reading these bits will return the value last written.
0	31:16	rh	Reserved Read as 1 after reset; reading these bits will return the value last written.

BCU EDC Alarm Status Register x

The BCU provides one Alarm Status Register bit for each implemented FPI master and FPI slave.

Register bits without constant definition are reserved in this product.

SBCU_ALSTATx (x=0)

BCU EDC Alarm Status Register x (0060_H+x*4) **Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
AL31	AL30	AL29	AL28	AL27	AL26	AL25	AL24	AL23	AL22	AL21	AL20	AL19	AL18	AL17	AL16
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AL15	AL14	AL13	AL12	AL11	AL10	AL09	AL08	AL07	AL06	AL05	AL04	AL03	AL02	AL01	AL00
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
ALy (y=00)	y	rh	Alarm y 1 _B SBCU_S , an EDC error was detected in an active phase of the SBCU Slave Interface.
ALy (y=01)	y	rh	Alarm y 1 _B DMA_S ,
ALy (y=02)	y	rh	Alarm y 1 _B IR_S ,
ALy (y=03)	y	rh	Alarm y 1 _B SFI_F2S_S ,
ALy (y=04)	y	rh	Alarm y 1 _B SCU_S ,
ALy (y=05)	y	rh	Alarm y 1 _B SMU_S ,
ALy (y=06)	y	rh	Alarm y 1 _B PMC_SCR_S ,

Field	Bits	Type	Description
ALy (y=07)	y	rh	Alarm y 1 _B MTU_S,
ALy (y=08)	y	rh	Alarm y 1 _B IOM_S,
ALy (y=09,13,18-19,21,24-31)	y	rh	Alarm y
ALy (y=10)	y	rh	Alarm y 1 _B ASCLIN01_S,
ALy (y=11)	y	rh	Alarm y 1 _B ASCLIN23_S,
ALy (y=12)	y	rh	Alarm y 1 _B ASCLIN45_S,
ALy (y=14)	y	rh	Alarm y 1 _B QSPI0_S,
ALy (y=15)	y	rh	Alarm y 1 _B QSPI1_S,
ALy (y=16)	y	rh	Alarm y 1 _B QSPI2_S,
ALy (y=17)	y	rh	Alarm y 1 _B QSPI3_S,
ALy (y=20)	y	rh	Alarm y 1 _B FCE0_S,
ALy (y=22)	y	rh	Alarm y 1 _B STM0_S,
ALy (y=23)	y	rh	Alarm y 1 _B STM1_S,

SBCU_ALSTATx (x=1)

BCU EDC Alarm Status Register x

(0060_H+x*4)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
AL31	AL30	AL29	AL28	AL27	AL26	AL25	AL24	AL23	AL22	AL21	AL20	AL19	AL18	AL17	AL16
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AL15	AL14	AL13	AL12	AL11	AL10	AL09	AL08	AL07	AL06	AL05	AL04	AL03	AL02	AL01	AL00
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
ALy (y=00)	y	rh	Alarm y 1 _B GPT12_S, an EDC error was detected in an active phase of the GPT12 Slave Interface.

Field	Bits	Type	Description
ALy (y=01)	y	rh	Alarm y 1 _B CCU6_S,
ALy (y=02-06,10,12,14-18,20-27)	y	rh	Alarm y
ALy (y=07)	y	rh	Alarm y 1 _B SENT_S,
ALy (y=08)	y	rh	Alarm y 1 _B ETH_S,
ALy (y=09)	y	rh	Alarm y 1 _B EVADC_S,
ALy (y=11)	y	rh	Alarm y 1 _B HSM_S,
ALy (y=13)	y	rh	Alarm y 1 _B CAN0_S,
ALy (y=19)	y	rh	Alarm y 1 _B CONVCTRL_S,
ALy (y=28)	y	rh	Alarm y 1 _B HSPDM_SRAM_S,
ALy (y=29)	y	rh	Alarm y 1 _B HSPDM_SFR_S,
ALy (y=30)	y	rh	Alarm y 1 _B SDMMC_S,
ALy (y=31)	y	rh	Alarm y 1 _B CERBERUS_S,

SBCU_ALSTATx (x=2)

BCU EDC Alarm Status Register x

(0060_H+x*4)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
AL31	AL30	AL29	AL28	AL27	AL26	AL25	AL24	AL23	AL22	AL21	AL20	AL19	AL18	AL17	AL16
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AL15	AL14	AL13	AL12	AL11	AL10	AL09	AL08	AL07	AL06	AL05	AL04	AL03	AL02	AL01	AL00
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
ALy (y=00)	y	rh	Alarm y 1 _B P00_S, an EDC error was detected in an active phase of the Port 00 Slave Interface.

Field	Bits	Type	Description
ALy (y=01,03,07,10,15-20,24,26,28-30)	y	rh	Alarm y
ALy (y=02)	y	rh	Alarm y 1 _B P02_S,
ALy (y=04)	y	rh	Alarm y 1 _B P10_S,
ALy (y=05)	y	rh	Alarm y 1 _B P11_S,
ALy (y=06)	y	rh	Alarm y 1 _B P12_S,
ALy (y=08)	y	rh	Alarm y 1 _B P14_S,
ALy (y=09)	y	rh	Alarm y 1 _B P15_S,
ALy (y=11)	y	rh	Alarm y 1 _B P20_S,
ALy (y=12)	y	rh	Alarm y 1 _B P21_S,
ALy (y=13)	y	rh	Alarm y 1 _B P22_S,
ALy (y=14)	y	rh	Alarm y 1 _B P23_S,
ALy (y=21)	y	rh	Alarm y 1 _B P32_S,
ALy (y=22)	y	rh	Alarm y 1 _B P33_S,
ALy (y=23)	y	rh	Alarm y 1 _B P34_S,
ALy (y=25)	y	rh	Alarm y 1 _B P40_S,
ALy (y=27)	y	rh	Alarm y 1 _B P50_S,
ALy (y=31)	y	rh	Alarm y 1 _B SBCU_M, an EDC error was detected in an active phase of the SBCU Master Interface.

SBCU_ALSTATx (x=3)**BCU EDC Alarm Status Register x****(0060_H+x*4)****Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
AL31	AL30	AL29	AL28	AL27	AL26	AL25	AL24	AL23	AL22	AL21	AL20	AL19	AL18	AL17	AL16
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AL15	AL14	AL13	AL12	AL11	AL10	AL09	AL08	AL07	AL06	AL05	AL04	AL03	AL02	AL01	AL00
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
ALy (y=00)	y	rh	Alarm y 1 _B A_EN , multiple output enables active: A_EN_N (Master)
ALy (y=01)	y	rh	Alarm y 1 _B ABORT_EN , multiple output enables active: ABORT_EN_N (Master)
ALy (y=02)	y	rh	Alarm y 1 _B ACK_EN , multiple output enables active: ACK_EN_N (Default Master and Slave)
ALy (y=03)	y	rh	Alarm y 1 _B D_EN , multiple output enables active: D_EN_N (Master and Slave)
ALy (y=04-15,17,19-21,24-27,30-31)	y	rh	Alarm y
ALy (y=16)	y	rh	Alarm y 1 _B DMA_M , an EDC error was detected in an active phase of the DMA / Cerberus Master Interface.
ALy (y=18)	y	rh	Alarm y 1 _B SDMMC_M ,
ALy (y=22)	y	rh	Alarm y 1 _B CPU0_M ,
ALy (y=23)	y	rh	Alarm y 1 _B CPU1_M ,
ALy (y=28)	y	rh	Alarm y 1 _B HSMRMI_M ,
ALy (y=29)	y	rh	Alarm y 1 _B HSMCMI_M ,

4.7.3 EBCU Control Unit Registers

Figure 3 and **Table 14** are showing the address maps with all registers of the Back Bone Bus (BBB) Bus Control Unit (EBCU) module.

List of used Reset Class abbreviations:

- Reset Class 1 -> Debug Reset, Power-on Reset (see chapter SCU / Reset Types)

- Reset Class 3 -> Application Reset, System Reset, Power-on Reset (see chapter SCU / Reset Types)

EBCU Control Registers Overview




Figure 3 EBCU Registers

Table 14 Register Overview - EBCU (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
EBCU_ID	Module Identification Register	0008 _H	U,SV	BE	Application Reset	See Family Spec
EBCU_CON	BCU Control Register	0010 _H	U,SV	SV,P	Application Reset	See Family Spec
EBCU_PRI0H	Arbiter Priority Register High	0014 _H	U,SV	SV,E,P	Application Reset	20
EBCU_PRI0L	Arbiter Priority Register Low	0018 _H	U,SV	SV,E,P	Application Reset	20
EBCU_ECON	BCU Error Control Capture Register	0020 _H	U,SV	SV,P	Application Reset	See Family Spec

Table 14 Register Overview - EBCU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
EBCU_EADD	BCU Error Address Capture Register	0024 _H	U,SV	SV,P	Application Reset	See Family Spec
EBCU_EDAT	BCU Error Data Capture Register	0028 _H	U,SV	SV,P	Application Reset	See Family Spec
EBCU_DBCNTL	BCU Debug Control Register	0030 _H	U,SV	SV,P	Debug Reset	21
EBCU_DBGRNT	EBCU Debug Grant Mask Register	0034 _H	U,SV	SV,P	Debug Reset	23
EBCU_DBADR1	BCU Debug Address 1 Register	0038 _H	U,SV	SV,P	Debug Reset	See Family Spec
EBCU_DBADR2	BCU Debug Address 2 Register	003C _H	U,SV	SV,P	Debug Reset	See Family Spec
EBCU_DBBOS	BCU Debug Bus Operation Signals Register	0040 _H	U,SV	SV,P	Debug Reset	See Family Spec
EBCU_DBGNTT	EBCU Debug Trapped Master Register	0044 _H	U,SV	BE	Debug Reset	24
EBCU_DBADRT	BCU Debug Trapped Address Register	0048 _H	U,SV	BE	Debug Reset	See Family Spec
EBCU_DBBOST	BCU Debug Trapped Bus Operation Signals Register	004C _H	U,SV	BE	Debug Reset	See Family Spec
EBCU_DBDAT	BCU Debug Data Status Register	0050 _H	U,SV	BE	Debug Reset	See Family Spec
EBCU_ALSTATx (x=0-3)	BCU EDC Alarm Status Register x	0060 _H +x *4	U,SV	SV,P	Application Reset	25
EBCU_ALCLR x (x=0-3)	BCU EDC Alarm Clear Register x	0070 _H +x *4	U,SV	SV,P	Application Reset	See Family Spec
EBCU_ALCTRL	BCU EDC Alarm Control Register	0080 _H	U,SV	SV,P	Application Reset	See Family Spec
EBCU_FEGEN	FPI Error Generation Control Register	0084 _H	U,SV	SV,SE	Application Reset	See Family Spec

Table 14 Register Overview - EBCU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
EBCU_ACCEN1	Access Enable Register 1	00F8 _H	U,SV	SV,SE	Application Reset	See Family Spec
EBCU_ACCEN0	Access Enable Register 0	00FC _H	U,SV	SV,SE	Application Reset	See Family Spec

4.7.3.1 EBCU Control Registers Descriptions

Note: For all PRIOH / PRIOL bit fields, a lower number has a higher priority in the arbitration round than a higher one.

Arbiter Priority Register High

EBCU_PRIOH

Arbiter Priority Register High

(0014_H)Application Reset Value: FEDC BA98_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED				RESERVED				RESERVED				RESERVED			
rw				rw				rw				rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				RESERVED				RESERVED				RESERVED			
rw				rw				rw				rw			

Field	Bits	Type	Description
RESERVED (i=8-15)	4*i-29:4*i-32	rw	Reserved Read as reset value or last written value; should be written with 0.

Arbiter Priority Register Low

EBCU_PRIOL

Arbiter Priority Register Low

(0018_H)Application Reset Value: 7658 8210_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED				SFI_S2F				RESERVED				RESERVED			
rw				rw				rw				rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IOC32E				RESERVED				RESERVED				IOC32P			
rw				rw				rw				rw			

Field	Bits	Type	Description
IOC32P	3:0	rw	IOC32P Priority (Index 0) This bit field defines the priority on the BBB for IOC32P access to the BBB.
RESERVED	7:4, 11:8, 19:16, 23:20, 31:28	rw	Reserved Read as reset value or last written value; should be written with 0.
IOC32E	15:12	rw	IOC32E Priority (Index 3) This bit field defines the priority on the BBB for IOC32E access to the BBB.
SFI_S2F	27:24	rw	SFI Bridge SRI2FPI Priority (Index 6) This bit field defines the priority on the BPB for SFI_S2F access to the BBB.

4.7.3.2 EBCU OCDS Registers Descriptions

BCU Debug Control Register

EBCU_DBCNTL

BCU Debug Control Register

(0030_H)Debug Reset Value: 0000 7003_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ONBO S3	ONBO S2	ONBO S1	ONBO S0	0		ONA2		0		ONA1		0		ONG	
rw	rw	rw	rw	r		rw		r		rw		r		rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	CONC OM2	CONC OM1	CONC OM0		0			0		0	RA	0		OA	EO
r	rw	rw	rw		r			r		r	w	r		rh	r

Field	Bits	Type	Description
EO	0	r	Status of BCU Debug Support Enable This bit is controlled by the Cerberus and enables the BCU debug support. 0 _B BCU debug support is disabled 1 _B BCU debug support is enabled (default after reset)
OA	1	rh	Status of BCU Breakpoint Logic The OA bit is set by writing a 1 to bit RA. When OA is set, registers DBGNTT, DBADRT and DBDAT are reset. Also DDBOST is reset with the exception of the bit field FPIRST. 0 _B The BCU breakpoint logic is disarmed. Any further breakpoint activation is discarded 1 _B The BCU breakpoint logic is armed

Field	Bits	Type	Description
RA	4	w	Rearm BCU Breakpoint Logic Writing a 1 to this bit rearms BCU breakpoint logic and sets bit OA = 1. RA is always reads as 0.
CONCOM0	12	rw	Grant and Address Trigger Relation 0 _B The grant phase trigger condition and the address trigger condition (see CONCOM1) are combined with a logical OR for further control 1 _B The grant phase trigger condition and the address trigger condition (see CONCOM1) are combined with a logical AND for further control.
CONCOM1	13	rw	Address 1 and Address 2 Trigger Relation 0 _B Address 1 trigger condition and address 2 trigger condition are combined with a logical OR to the address trigger condition for further control 1 _B Address 1 trigger condition and address 2 trigger condition are combined with a logical AND to the address trigger condition for further control
CONCOM2	14	rw	Address and Signal Trigger Relation 0 _B Address trigger condition (see CONCOM1) and signal status trigger conditions are combined with a logical OR for further control 1 _B Address phase trigger condition (see CONCOM1) and the signal status trigger conditions are combined with a logical AND for further control
ONG	16	rw	Grant Trigger Enable 0 _B No grant debug event trigger is generated 1 _B The grant debug event trigger is enabled and generated according the settings of register DBGRNT
ONA1	21:20	rw	Address 1 Trigger Control 00 _B No address 1 trigger is generated 01 _B An address 1 trigger event is generated if the FPI Bus address is equal to DBADR1 10 _B An address 1 trigger event is generated if FPI Bus address is greater or equal to DBADR1 11 _B same as 00 _B
ONA2	25:24	rw	Address 2 Trigger Control 00 _B No address 2 trigger is generated. 01 _B An address 2 trigger event is generated if the FPI Bus address is equal to DBADR2 10 _B An address 2 trigger event is generated if FPI Bus address is less or equal to DBADR2 11 _B same as 00 _B

Field	Bits	Type	Description
ONBOS0	28	rw	Op code Signal Status Trigger Condition 0 _B A signal status trigger is generated for all FPI Bus op-codes except a “no operation” op-code 1 _B A signal status trigger is generated if the FPI Bus op-code matches the op-code as defined in DBBOS.OPC
ONBOS1	29	rw	Supervisor Mode Signal Trigger Condition 0 _B The signal status trigger generation for the FPI Bus Supervisor Mode signal is disabled. 1 _B A signal status trigger is generated if the FPI Bus Supervisor Mode signal state is equal to the value of DBBOS.SVM
ONBOS2	30	rw	Write Signal Trigger Condition 0 _B The signal status trigger generation for the FPI Bus write signal is disabled. 1 _B A signal status trigger is generated if the FPI Bus write signal state is equal to the value of DBBOS.WR
ONBOS3	31	rw	Read Signal Trigger Condition 0 _B The signal status trigger generation for the FPI Bus read signal is disabled. 1 _B A signal status trigger is generated if the FPI Bus read signal state is equal to the value of DBBOS.RD
0	3:2, 6:5, 7, 11:8, 15, 19:17, 23:22, 27:26	r	Reserved Read as 0; should be written with 0.

EBCU Debug Grant Mask Register

EBCU_DBGRNT

EBCU Debug Grant Mask Register

(0034_H)

Debug Reset Value: 0000 FFFF_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	1	SFI_S2 F	1	1	IOC32 E	1	1	IOC32 P
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
IOC32P	0	rw	IOC32P Trigger Enable 0 _B FPI Bus transactions with IOC32P as bus master are enabled for grant trigger event generation 1 _B FPI Bus transactions with IOC32P as bus master are disabled for grant trigger event generation
IOC32E	3	rw	IOC32E Grant Trigger Enable 0 _B FPI Bus transactions with IOC32E as bus master are enabled for grant trigger event generation 1 _B FPI Bus transactions with IOC32E as bus master are disabled for grant trigger event generation
SFI_S2F	6	rw	SFI_S2F Grant Trigger Enable 0 _B FPI Bus transactions with SFI_S2F as bus master are enabled for grant trigger event generation 1 _B FPI Bus transactions with SFI_S2F as bus master are disabled for grant trigger event generation
1	1, 2, 4, 5, 7, 8, 9, 10, 11, 12, 13, 14, 15	rw	Reserved Read as 1 after reset; reading these bits will return the value last written.
0	31:16	r	Reserved Read as 0; should be written with 0.

EBCU Debug Trapped Master Register

EBCU_DBGNTT

EBCU Debug Trapped Master Register

(0044_H)

Debug Reset Value: 0000 FFFF_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
rh															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	1	SFI_S2F	1	1	IOC32E	1	1	IOC32P
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
IOC32P	0	rh	IOC32P FPI Bus Master Status This bit indicates whether the IOC32P was FPI Bus master when the break trigger event occurred. 0 _B The IOC32P was the FPI bus master. 1 _B The IOC32P was not the FPI Bus master.
IOC32E	3	rh	IOC32E FPI Bus Master Status This bit indicates whether the IOC32E was FPI Bus master when the break trigger event occurred. 0 _B The IOC32E was the FPI bus master. 1 _B The IOC32E was not the FPI Bus master.
SFI_S2F	6	rh	SFI_S2F FPI Bus Master Status This bit indicates whether the SFI_S2F with a medium priority request was FPI Bus master when the break trigger event occurred. 0 _B The medium-priority SFI_S2F was the FPI bus master. 1 _B The medium-priority SFI_S2F was not the FPI Bus master.
1	1, 2, 4, 5, 7, 8, 9, 10, 11, 12, 13, 14, 15	rh	Reserved Read as 1 after reset; reading these bits will return the value last written.
0	31:16	rh	Reserved Read as 1 after reset; reading these bits will return the value last written.

EBCU_ALSTATx (x=0)**BCU EDC Alarm Status Register x****(0060_H+x*4)****Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
AL31	AL30	AL29	AL28	AL27	AL26	AL25	AL24	AL23	AL22	AL21	AL20	AL19	AL18	AL17	AL16
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AL15	AL14	AL13	AL12	AL11	AL10	AL09	AL08	AL07	AL06	AL05	AL04	AL03	AL02	AL01	AL00
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
ALy (y=00)	y	rh	Alarm y 1 _B EBCU_S,
ALy (y=01)	y	rh	Alarm y 1 _B MCDS_S,
ALy (y=02)	y	rh	Alarm y 1 _B AGBT_S,
ALy (y=03-05,09-15,17,20-31)	y	rh	Alarm y
ALy (y=06)	y	rh	Alarm y 1 _B EMEM_XTMRAM_S,
ALy (y=07)	y	rh	Alarm y 1 _B EMEM_CTRL_S,
ALy (y=08)	y	rh	Alarm y 1 _B EMEM0_S,
ALy (y=16)	y	rh	Alarm y 1 _B RIF0_S,
ALy (y=18)	y	rh	Alarm y 1 _B SPU0_S,
ALy (y=19)	y	rh	Alarm y 1 _B SPU_CFG0_S,

EBCU_ALSTATx (x=1)**BCU EDC Alarm Status Register x****(0060_H+x*4)****Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
AL31	AL30	AL29	AL28	AL27	AL26	AL25	AL24	AL23	AL22	AL21	AL20	AL19	AL18	AL17	AL16
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AL15	AL14	AL13	AL12	AL11	AL10	AL09	AL08	AL07	AL06	AL05	AL04	AL03	AL02	AL01	AL00
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
ALy (y=00-31)	y	rh	Alarm y

EBCU_ALSTATx (x=2)**BCU EDC Alarm Status Register x****(0060_H+x*4)****Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
AL31	AL30	AL29	AL28	AL27	AL26	AL25	AL24	AL23	AL22	AL21	AL20	AL19	AL18	AL17	AL16
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AL15	AL14	AL13	AL12	AL11	AL10	AL09	AL08	AL07	AL06	AL05	AL04	AL03	AL02	AL01	AL00
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
ALy (y=00-30)	y	rh	Alarm y
ALy (y=31)	y	rh	Alarm y 1 _B EBCU_M , an EDC error was detected in an active phase of the EBCU Master Interface.

EBCU_ALSTATx (x=3)**BCU EDC Alarm Status Register x****(0060_H+x*4)****Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
AL31	AL30	AL29	AL28	AL27	AL26	AL25	AL24	AL23	AL22	AL21	AL20	AL19	AL18	AL17	AL16
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AL15	AL14	AL13	AL12	AL11	AL10	AL09	AL08	AL07	AL06	AL05	AL04	AL03	AL02	AL01	AL00
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
ALy (y=00)	y	rh	Alarm y 1 _B A_EN , multiple output enables active: A_EN_N (Master)
ALy (y=01)	y	rh	Alarm y 1 _B ABORT_EN , multiple output enables active: ABORT_EN_N (Master)
ALy (y=02)	y	rh	Alarm y 1 _B ACK_EN , multiple output enables active: ACK_EN_N (Default Master and Slave)
ALy (y=03)	y	rh	Alarm y 1 _B D_EN , multiple output enables active: D_EN_N (Master and Slave)
ALy (y=04-15,17-18,20-21,23-31)	y	rh	Alarm y
ALy (y=16)	y	rh	Alarm y 1 _B IOC32P_M ,

Field	Bits	Type	Description
ALy (y=19)	y	rh	Alarm y 1 _B IOC32E_M,
ALy (y=22)	y	rh	Alarm y 1 _B SFI_S2F_M,

4.7.4 Connectivity

4.7.4.1 SBCU Connectivity

Table 15 Connections of SBCU

Interface Signals	connects		Description
SBCU:INT	to	INT:sbcu_INT	Bus Control Unit SPB Service Request

4.7.4.2 EBCU Connectivity

Table 16 Connections of EBCU

Interface Signals	connects		Description
EBCU:INT	to	INT:bbbcu_INT	Bus Control Unit BBB Service Request

4.7.5 Revision History

Table 17 Revision History

Reference	Change to Previous Version	Comment
V1.2.7		
	No functional change.	
V1.2.8		
–	No functional changes.	–
V1.2.9		
Page 20 , Page 23 , Page 24	Wrongly mentioned CIF removed	

CPU Subsystem (CPU)

5 CPU Subsystem (CPU)

This chapter describes the CPU subsystem module of the TC33xEXT.

5.1 TC33xEXT Specific Configuration

No product specific configuration for CPU

5.2 TC33xEXT Specific Register Set

Register Address Space Table

Table 18 Register Address Space - CPU

Module	Base Address	End Address	Note
(CPU0)	70000000 _H	7002FFFF _H	Data ScratchPad RAM interface
	70030000 _H	70033FFF _H	Data Cache RAM interface
	700C0000 _H	700C17FF _H	Data Cache Tag RAM interface
	70100000 _H	70107FFF _H	Program ScratchPad RAM interface
	70108000 _H	7010FFFF _H	Program Cache RAM interface
	701C0000 _H	701C2FFF _H	Program Cache TAG RAM interface
	90000000 _H	90001FFF _H	DLMU RAM interface (cached)
	B0000000 _H	B0001FFF _H	DLMU RAM interface (non-cached)
CPU0	F8800000 _H	F881FFFF _H	SRI slave interface for SFR+CSFR
(CPU1)	60000000 _H	60017FFF _H	Data ScratchPad RAM interface
	60018000 _H	6001BFFF _H	Data Cache RAM interface
	600C0000 _H	600C17FF _H	Data Cache Tag RAM interface
	60100000 _H	6010FFFF _H	Program ScratchPad RAM interface
	60110000 _H	60117FFF _H	Program Cache RAM interface
	601C0000 _H	601C2FFF _H	Program Cache TAG RAM interface
	90010000 _H	9001FFFF _H	DLMU RAM interface (cached)
	B0010000 _H	B001FFFF _H	DLMU RAM interface (non-cached)
CPU1	F8820000 _H	F883FFFF _H	SRI slave interface for SFR+CSFR

Register Overview Table

CPU Subsystem (CPU)

Register Overview Tables of CPU

Table 19 Register Overview - CPU0 (ascending Offset Address)

Short Name	Long Name	Offset Address	Page Number
CPU0_FLASHCON0	CPUx Flash Configuration Register 0	01100 _H	17
CPU0_FLASHCON1	CPUx Flash Configuration Register 1	01104 _H	See Family Spec
CPU0_FLASHCON2	CPUx Flash Configuration Register 2	01108 _H	See Family Spec
CPU0_FLASHCON3	CPUx Flash Configuration Register 3	0110C _H	See Family Spec
CPU0_FLASHCON4	CPUx Flash Configuration Register 4	01110 _H	See Family Spec
CPU0_KRST0	CPUx Reset Register 0	0D000 _H	See Family Spec
CPU0_KRST1	CPUx Reset Register 1	0D004 _H	See Family Spec
CPU0_KRSTCLR	CPUx Reset Clear Register	0D008 _H	See Family Spec
CPU0_SPR_SPROT_RGNLAI (i=0-7)	CPUx Safety Protection SPR Region Lower Address Register i	0E000 _H +i*10 _H	See Family Spec
CPU0_SPR_SPROT_RGNUAI (i=0-7)	CPUx Safety Protection SPR Region Upper Address Register i	0E004 _H +i*10 _H	See Family Spec
CPU0_SPR_SPROT_RGNACCENAI_W (i=0-7)	CPUx Safety Protection SPR Region Write Access Enable Register Ai	0E008 _H +i*10 _H	See Family Spec
CPU0_SPR_SPROT_RGNACCENBi_W (i=0-7)	CPUx Safety Protection SPR Region Write Access Enable Register Bi	0E00C _H +i*10 _H	See Family Spec
CPU0_SPR_SPROT_RGNACCENAI_R (i=0-7)	CPUx Safety Protection SPR Region Read Access Enable Register Ai	0E088 _H +i*10 _H	See Family Spec
CPU0_SPR_SPROT_RGNACCENBi_R (i=0-7)	CPUx Safety Protection SPR Region Read Access Enable Register Bi	0E08C _H +i*10 _H	See Family Spec

CPU Subsystem (CPU)

Table 19 Register Overview - CPU0 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU0_SFR_SPROT_A CCENA_W	CPUx Safety Protection Register Access Enable Register A	0E100 _H	See Family Spec
CPU0_SFR_SPROT_A CCENB_W	CPUx Safety Protection Region Access Enable Register B	0E104 _H	See Family Spec
CPU0_LPB_SPROT_A CCENA_R	CPUx Safety Protection Region LPB Read Access Enable Register A	0E110 _H	See Family Spec
CPU0_LPB_SPROT_A CCENB_R	CPUx Safety Protection Region LPB Read Access Enable Register B	0E114 _H	See Family Spec
CPU0_DLMU_SPROT _RGNLAI (i=0-7)	CPUx Safety Protection DLMU Region Lower Address Register i	0E200 _H +i*10 _H	See Family Spec
CPU0_DLMU_SPROT _RGNUAI (i=0-7)	CPUx Safety protection DLMU Region Upper Address Register i	0E204 _H +i*10 _H	See Family Spec
CPU0_DLMU_SPROT _RGNACCENAI_W (i=0-7)	CPUx Safety Protection Region DLMU Write Access Enable Register Ai	0E208 _H +i*10 _H	See Family Spec
CPU0_DLMU_SPROT _RGNACCENBi_W (i=0-7)	CPUx Safety Protection Region DLMU Write Access Enable Register Bi	0E20C _H +i*10 _H	See Family Spec
CPU0_DLMU_SPROT _RGNACCENAI_R (i=0-7)	CPUx Safety Protection Region DLMU Read Access Enable Register Ai	0E288 _H +i*10 _H	See Family Spec
CPU0_DLMU_SPROT _RGNACCENBi_R (i=0-7)	CPUx Safety Protection Region DLMU Read Access Enable Register Bi	0E28C _H +i*10 _H	See Family Spec
CPU0_OSEL	CPUx Overlay Range Select Register	0FB00 _H	See Family Spec
CPU0_RABRi (i=0-31)	CPUx Redirected Address Base Register i	0FB10 _H +i*12	See Family Spec
CPU0_OTARi (i=0-31)	CPUx Overlay Target Address Register i	0FB14 _H +i*12	See Family Spec
CPU0_OMASKi (i=0-31)	CPUx Overlay Mask Register i	0FB18 _H +i*12	See Family Spec

CPU Subsystem (CPU)

Table 19 Register Overview - CPU0 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU0_SEGEN	CPUx SRI Error Generation Register	11030 _H	See Family Spec
CPU0_TASK_ASI	CPUx Task Address Space Identifier Register	18004 _H	See Family Spec
CPU0_PMA0	CPUx Data Access Cacheability Register	18100 _H	See Family Spec
CPU0_PMA1	CPUx Code Access Cacheability Register	18104 _H	See Family Spec
CPU0_PMA2	CPUx Peripheral Space Identifier register	18108 _H	See Family Spec
CPU0_DCON2	CPUx Data Control Register 2	19000 _H	See Family Spec
CPU0_SMACON	CPUx SIST Mode Access Control Register	1900C _H	See Family Spec
CPU0_DSTR	CPUx Data Synchronous Trap Register	19010 _H	See Family Spec
CPU0_DATR	CPUx Data Asynchronous Trap Register	19018 _H	See Family Spec
CPU0_DEADD	CPUx Data Error Address Register	1901C _H	See Family Spec
CPU0_DIEAR	CPUx Data Integrity Error Address Register	19020 _H	See Family Spec
CPU0_DIETR	CPUx Data Integrity Error Trap Register	19024 _H	See Family Spec
CPU0_DCON0	CPUx Data Memory Control Register	19040 _H	See Family Spec
CPU0_PSTR	CPUx Program Synchronous Trap Register	19200 _H	See Family Spec

CPU Subsystem (CPU)

Table 19 Register Overview - CPU0 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU0_PCON1	CPUx Program Control 1	19204 _H	See Family Spec
CPU0_PCON2	CPUx Program Control 2	19208 _H	See Family Spec
CPU0_PCON0	CPUx Program Control 0	1920C _H	See Family Spec
CPU0_PIEAR	CPUx Program Integrity Error Address Register	19210 _H	See Family Spec
CPU0_PIETR	CPUx Program Integrity Error Trap Register	19214 _H	See Family Spec
CPU0_COMPAT	CPUx Compatibility Control Register	19400 _H	See Family Spec
CPU0_FPU_TRAP_CON	CPUx Trap Control Register	1A000 _H	See Family Spec
CPU0_FPU_TRAP_PC	CPUx Trapping Instruction Program Counter Register	1A004 _H	See Family Spec
CPU0_FPU_TRAP_OPC	CPUx Trapping Instruction Opcode Register	1A008 _H	See Family Spec
CPU0_FPU_TRAP_SRC1	CPUx Trapping Instruction Operand Register	1A010 _H	See Family Spec
CPU0_FPU_TRAP_SRC2	CPUx Trapping Instruction Operand Register	1A014 _H	See Family Spec
CPU0_FPU_TRAP_SRC3	CPUx Trapping Instruction Operand Register	1A018 _H	See Family Spec
CPU0_DPRy_L (y=0-17)	CPUx Data Protection Range y, Lower Bound Register	1C000 _H +y*8	See Family Spec
CPU0_DPRy_U (y=0-17)	CPUx Data Protection Range y, Upper Bound Register	1C004 _H +y*8	See Family Spec

CPU Subsystem (CPU)

Table 19 Register Overview - CPU0 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU0_CPRy_L (y=0-9)	CPUx Code Protection Range y Lower Bound Register	1D000 _H +y*8	See Family Spec
CPU0_CPRy_U (y=0-9)	CPUx Code Protection Range y Upper Bound Register	1D004 _H +y*8	See Family Spec
CPU0_CPXE_y (y=0-3)	CPUx Code Protection Execute Enable Register Set y	1E000 _H +y*4	See Family Spec
CPU0_DPRE_y (y=0-3)	CPUx Data Protection Read Enable Register Set y	1E010 _H +y*4	See Family Spec
CPU0_DPWE_y (y=0-3)	CPUx Data Protection Write Enable Register Set y	1E020 _H +y*4	See Family Spec
CPU0_CPXE_y (y=4-5)	CPUx Code Protection Execute Enable Register Set y	1E040 _H +(y-4)*4	See Family Spec
CPU0_DPRE_y (y=4-5)	CPUx Data Protection Read Enable Register Set y	1E050 _H +(y-4)*4	See Family Spec
CPU0_DPWE_y (y=4-5)	CPUx Data Protection Write Enable Register Set y	1E060 _H +(y-4)*4	See Family Spec
CPU0_TPS_CON	CPUx Temporal Protection System Control Register	1E400 _H	See Family Spec
CPU0_TPS_TIMERy (y=0-2)	CPUx Temporal Protection System Timer Register y	1E404 _H +y*4	See Family Spec
CPU0_TPS_EXTIM_ENTRY_LVAL	CPUx Exception Entry Timer Load Value	1E440 _H	See Family Spec
CPU0_TPS_EXTIM_ENTRY_CVAL	CPUx Exception Entry Timer Current Value	1E444 _H	See Family Spec
CPU0_TPS_EXTIM_EXIT_LVAL	CPUx Exception Exit Timer Load Value	1E448 _H	See Family Spec
CPU0_TPS_EXTIM_EXIT_CVAL	CPUx Exception Exit Timer Current Value	1E44C _H	See Family Spec

CPU Subsystem (CPU)

Table 19 Register Overview - CPU0 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU0_TPS_EXTIM_CLASS_EN	CPUx Exception Timer Class Enable Register	1E450 _H	See Family Spec
CPU0_TPS_EXTIM_STAT	CPUx Exception Timer Status Register	1E454 _H	See Family Spec
CPU0_TPS_EXTIM_FCX	CPUx Exception Timer FCX Register	1E458 _H	See Family Spec
CPU0_TRiEVT (i=0-7)	CPUx Trigger Event i	1F000 _H +i*8	See Family Spec
CPU0_TRiADR (i=0-7)	CPUx Trigger Address i	1F004 _H +i*8	See Family Spec
CPU0_CCTRL	CPUx Counter Control	1FC00 _H	See Family Spec
CPU0_CCNT	CPUx CPU Clock Cycle Count	1FC04 _H	See Family Spec
CPU0_ICNT	CPUx Instruction Count	1FC08 _H	See Family Spec
CPU0_M1CNT	CPUx Multi-Count Register 1	1FC0C _H	See Family Spec
CPU0_M2CNT	CPUx Multi-Count Register 2	1FC10 _H	See Family Spec
CPU0_M3CNT	CPUx Multi-Count Register 3	1FC14 _H	See Family Spec
CPU0_DBGSR	CPUx Debug Status Register	1FD00 _H	See Family Spec
CPU0_EXEVT	CPUx External Event Register	1FD08 _H	See Family Spec
CPU0_CREVT	CPUx Core Register Access Event	1FD0C _H	See Family Spec

CPU Subsystem (CPU)

Table 19 Register Overview - CPU0 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU0_SWEVT	CPUx Software Debug Event	1FD10 _H	See Family Spec
CPU0_TRIG_ACC	CPUx TriggerAddressx	1FD30 _H	See Family Spec
CPU0_DMS	CPUx Debug Monitor Start Address	1FD40 _H	See Family Spec
CPU0_DCX	CPUx Debug Context Save Area Pointer	1FD44 _H	See Family Spec
CPU0_DBGTCR	CPUx Debug Trap Control Register	1FD48 _H	See Family Spec
CPU0_PCXI	CPUx Previous Context Information Register	1FE00 _H	See Family Spec
CPU0_PSW	CPUx Program Status Word	1FE04 _H	See Family Spec
CPU0_PC	CPUx Program Counter	1FE08 _H	See Family Spec
CPU0_SYSCON	CPUx System Configuration Register	1FE14 _H	See Family Spec
CPU0_CPU_ID	CPUx Identification Register TC1.6.2P	1FE18 _H	See Family Spec
CPU0_CORE_ID	CPUx Core Identification Register	1FE1C _H	See Family Spec
CPU0_BIV	CPUx Base Interrupt Vector Table Pointer	1FE20 _H	See Family Spec
CPU0_BTV	CPUx Base Trap Vector Table Pointer	1FE24 _H	See Family Spec
CPU0_ISP	CPUx Interrupt Stack Pointer	1FE28 _H	See Family Spec

CPU Subsystem (CPU)

Table 19 Register Overview - CPU0 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU0_ICR	CPUx Interrupt Control Register	1FE2C _H	See Family Spec
CPU0_FCX	CPUx Free CSA List Head Pointer	1FE38 _H	See Family Spec
CPU0_LCX	CPUx Free CSA List Limit Pointer	1FE3C _H	See Family Spec
CPU0_CUS_ID	CPUx Customer ID register	1FE50 _H	See Family Spec
CPU0_Dy (y=0-15)	CPUx Data General Purpose Register y	1FF00 _H +y*4	See Family Spec
CPU0_Ay (y=0-15)	CPUx Address General Purpose Register y	1FF80 _H +y*4	See Family Spec

Table 20 Register Overview - CPU1 (ascending Offset Address)

Short Name	Long Name	Offset Address	Page Number
CPU1_FLASHCON0	CPUx Flash Configuration Register 0	01100 _H	See Family Spec
CPU1_FLASHCON1	CPUx Flash Configuration Register 1	01104 _H	See Family Spec
CPU1_FLASHCON2	CPUx Flash Configuration Register 2	01108 _H	See Family Spec
CPU1_FLASHCON3	CPUx Flash Configuration Register 3	0110C _H	See Family Spec
CPU1_FLASHCON4	CPUx Flash Configuration Register 4	01110 _H	See Family Spec
CPU1_KRST0	CPUx Reset Register 0	0D000 _H	See Family Spec

CPU Subsystem (CPU)

Table 20 Register Overview - CPU1 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU1_KRST1	CPUx Reset Register 1	0D004 _H	See Family Spec
CPU1_KRSTCLR	CPUx Reset Clear Register	0D008 _H	See Family Spec
CPU1_SPR_SPROT_RGNLAI (i=0-7)	CPUx Safety Protection SPR Region Lower Address Register i	0E000 _H +i*10 _H	See Family Spec
CPU1_SPR_SPROT_RGNUAI (i=0-7)	CPUx Safety Protection SPR Region Upper Address Register i	0E004 _H +i*10 _H	See Family Spec
CPU1_SPR_SPROT_RGNACCENAI_W (i=0-7)	CPUx Safety Protection SPR Region Write Access Enable Register Ai	0E008 _H +i*10 _H	See Family Spec
CPU1_SPR_SPROT_RGNACCENBI_W (i=0-7)	CPUx Safety Protection SPR Region Write Access Enable Register Bi	0E00C _H +i*10 _H	See Family Spec
CPU1_SPR_SPROT_RGNACCENAI_R (i=0-7)	CPUx Safety Protection SPR Region Read Access Enable Register Ai	0E088 _H +i*10 _H	See Family Spec
CPU1_SPR_SPROT_RGNACCENBI_R (i=0-7)	CPUx Safety Protection SPR Region Read Access Enable Register Bi	0E08C _H +i*10 _H	See Family Spec
CPU1_SFR_SPROT_ACCENA_W	CPUx Safety Protection Register Access Enable Register A	0E100 _H	See Family Spec
CPU1_SFR_SPROT_ACCENB_W	CPUx Safety Protection Region Access Enable Register B	0E104 _H	See Family Spec
CPU1_LPB_SPROT_ACCENA_R	CPUx Safety Protection Region LPB Read Access Enable Register A	0E110 _H	See Family Spec
CPU1_LPB_SPROT_ACCENB_R	CPUx Safety Protection Region LPB Read Access Enable Register B	0E114 _H	See Family Spec
CPU1_DLMU_SPROT_RGNLAI (i=0-7)	CPUx Safety Protection DLMU Region Lower Address Register i	0E200 _H +i*10 _H	See Family Spec
CPU1_DLMU_SPROT_RGNUAI (i=0-7)	CPUx Safety protection DLMU Region Upper Address Register i	0E204 _H +i*10 _H	See Family Spec

CPU Subsystem (CPU)

Table 20 Register Overview - CPU1 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU1_DLMU_SPROT_RGNACCENAi_W (i=0-7)	CPUx Safety Protection Region DLMU Write Access Enable Register Ai	0E208 _H +i*10 _H	See Family Spec
CPU1_DLMU_SPROT_RGNACCENBi_W (i=0-7)	CPUx Safety Protection Region DLMU Write Access Enable Register Bi	0E20C _H +i*10 _H	See Family Spec
CPU1_DLMU_SPROT_RGNACCENAi_R (i=0-7)	CPUx Safety Protection Region DLMU Read Access Enable Register Ai	0E288 _H +i*10 _H	See Family Spec
CPU1_DLMU_SPROT_RGNACCENBi_R (i=0-7)	CPUx Safety Protection Region DLMU Read Access Enable Register Bi	0E28C _H +i*10 _H	See Family Spec
CPU1_OSEL	CPUx Overlay Range Select Register	0FB00 _H	See Family Spec
CPU1_RABRi (i=0-31)	CPUx Redirected Address Base Register i	0FB10 _H +i*12	See Family Spec
CPU1_OTARi (i=0-31)	CPUx Overlay Target Address Register i	0FB14 _H +i*12	See Family Spec
CPU1_OMASKi (i=0-31)	CPUx Overlay Mask Register i	0FB18 _H +i*12	See Family Spec
CPU1_SEGEN	CPUx SRI Error Generation Register	11030 _H	See Family Spec
CPU1_TASK_ASI	CPUx Task Address Space Identifier Register	18004 _H	See Family Spec
CPU1_PMA0	CPUx Data Access Cacheability Register	18100 _H	See Family Spec
CPU1_PMA1	CPUx Code Access Cacheability Register	18104 _H	See Family Spec
CPU1_PMA2	CPUx Peripheral Space Identifier register	18108 _H	See Family Spec
CPU1_DCON2	CPUx Data Control Register 2	19000 _H	See Family Spec

CPU Subsystem (CPU)

Table 20 Register Overview - CPU1 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU1_SMACON	CPUx SIST Mode Access Control Register	1900C _H	See Family Spec
CPU1_DSTR	CPUx Data Synchronous Trap Register	19010 _H	See Family Spec
CPU1_DATR	CPUx Data Asynchronous Trap Register	19018 _H	See Family Spec
CPU1_DEADD	CPUx Data Error Address Register	1901C _H	See Family Spec
CPU1_DIEAR	CPUx Data Integrity Error Address Register	19020 _H	See Family Spec
CPU1_DIETR	CPUx Data Integrity Error Trap Register	19024 _H	See Family Spec
CPU1_DCON0	CPUx Data Memory Control Register	19040 _H	See Family Spec
CPU1_PSTR	CPUx Program Synchronous Trap Register	19200 _H	See Family Spec
CPU1_PCON1	CPUx Program Control 1	19204 _H	See Family Spec
CPU1_PCON2	CPUx Program Control 2	19208 _H	See Family Spec
CPU1_PCON0	CPUx Program Control 0	1920C _H	See Family Spec
CPU1_PIEAR	CPUx Program Integrity Error Address Register	19210 _H	See Family Spec
CPU1_PIETR	CPUx Program Integrity Error Trap Register	19214 _H	See Family Spec
CPU1_COMPAT	CPUx Compatibility Control Register	19400 _H	See Family Spec

CPU Subsystem (CPU)

Table 20 Register Overview - CPU1 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU1_FPU_TRAP_CON	CPUx Trap Control Register	1A000 _H	See Family Spec
CPU1_FPU_TRAP_PC	CPUx Trapping Instruction Program Counter Register	1A004 _H	See Family Spec
CPU1_FPU_TRAP_OPCODE	CPUx Trapping Instruction Opcode Register	1A008 _H	See Family Spec
CPU1_FPU_TRAP_SRC1	CPUx Trapping Instruction Operand Register	1A010 _H	See Family Spec
CPU1_FPU_TRAP_SRC2	CPUx Trapping Instruction Operand Register	1A014 _H	See Family Spec
CPU1_FPU_TRAP_SRC3	CPUx Trapping Instruction Operand Register	1A018 _H	See Family Spec
CPU1_DPRy_L (y=0-17)	CPUx Data Protection Range y, Lower Bound Register	1C000 _H +y*8	See Family Spec
CPU1_DPRy_U (y=0-17)	CPUx Data Protection Range y, Upper Bound Register	1C004 _H +y*8	See Family Spec
CPU1_CPRy_L (y=0-9)	CPUx Code Protection Range y Lower Bound Register	1D000 _H +y*8	See Family Spec
CPU1_CPRy_U (y=0-9)	CPUx Code Protection Range y Upper Bound Register	1D004 _H +y*8	See Family Spec
CPU1_CPXE_y (y=0-3)	CPUx Code Protection Execute Enable Register Set y	1E000 _H +y*4	See Family Spec
CPU1_DPRE_y (y=0-3)	CPUx Data Protection Read Enable Register Set y	1E010 _H +y*4	See Family Spec
CPU1_DPWE_y (y=0-3)	CPUx Data Protection Write Enable Register Set y	1E020 _H +y*4	See Family Spec
CPU1_CPXE_y (y=4-5)	CPUx Code Protection Execute Enable Register Set y	1E040 _H +(y-4)*4	See Family Spec

CPU Subsystem (CPU)

Table 20 Register Overview - CPU1 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU1_DPRE_y (y=4-5)	CPUx Data Protection Read Enable Register Set y	1E050 _H +(y-4)*4	See Family Spec
CPU1_DPWE_y (y=4-5)	CPUx Data Protection Write Enable Register Set y	1E060 _H +(y-4)*4	See Family Spec
CPU1_TPS_CON	CPUx Temporal Protection System Control Register	1E400 _H	See Family Spec
CPU1_TPS_TIMERy (y=0-2)	CPUx Temporal Protection System Timer Register y	1E404 _H +y*4	See Family Spec
CPU1_TPS_EXTIM_ENTRY_LVAL	CPUx Exception Entry Timer Load Value	1E440 _H	See Family Spec
CPU1_TPS_EXTIM_ENTRY_CVAL	CPUx Exception Entry Timer Current Value	1E444 _H	See Family Spec
CPU1_TPS_EXTIM_EXIT_LVAL	CPUx Exception Exit Timer Load Value	1E448 _H	See Family Spec
CPU1_TPS_EXTIM_EXIT_CVAL	CPUx Exception Exit Timer Current Value	1E44C _H	See Family Spec
CPU1_TPS_EXTIM_CLASS_EN	CPUx Exception Timer Class Enable Register	1E450 _H	See Family Spec
CPU1_TPS_EXTIM_STAT	CPUx Exception Timer Status Register	1E454 _H	See Family Spec
CPU1_TPS_EXTIM_FCX	CPUx Exception Timer FCX Register	1E458 _H	See Family Spec
CPU1_TRIEVT (i=0-7)	CPUx Trigger Event i	1F000 _H +i*8	See Family Spec
CPU1_TRIADR (i=0-7)	CPUx Trigger Address i	1F004 _H +i*8	See Family Spec
CPU1_CCTRL	CPUx Counter Control	1FC00 _H	See Family Spec

CPU Subsystem (CPU)

Table 20 Register Overview - CPU1 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU1_CCNT	CPUx CPU Clock Cycle Count	1FC04 _H	See Family Spec
CPU1_ICNT	CPUx Instruction Count	1FC08 _H	See Family Spec
CPU1_M1CNT	CPUx Multi-Count Register 1	1FC0C _H	See Family Spec
CPU1_M2CNT	CPUx Multi-Count Register 2	1FC10 _H	See Family Spec
CPU1_M3CNT	CPUx Multi-Count Register 3	1FC14 _H	See Family Spec
CPU1_DBGSR	CPUx Debug Status Register	1FD00 _H	See Family Spec
CPU1_EXEVT	CPUx External Event Register	1FD08 _H	See Family Spec
CPU1_CREVT	CPUx Core Register Access Event	1FD0C _H	See Family Spec
CPU1_SWEVT	CPUx Software Debug Event	1FD10 _H	See Family Spec
CPU1_TRIG_ACC	CPUx TriggerAddressx	1FD30 _H	See Family Spec
CPU1_DMS	CPUx Debug Monitor Start Address	1FD40 _H	See Family Spec
CPU1_DCX	CPUx Debug Context Save Area Pointer	1FD44 _H	See Family Spec
CPU1_DBGTCR	CPUx Debug Trap Control Register	1FD48 _H	See Family Spec
CPU1_PCXI	CPUx Previous Context Information Register	1FE00 _H	See Family Spec

CPU Subsystem (CPU)

Table 20 Register Overview - CPU1 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU1_PSW	CPUx Program Status Word	1FE04 _H	See Family Spec
CPU1_PC	CPUx Program Counter	1FE08 _H	See Family Spec
CPU1_SYSCON	CPUx System Configuration Register	1FE14 _H	See Family Spec
CPU1_CPU_ID	CPUx Identification Register TC1.6.2P	1FE18 _H	See Family Spec
CPU1_CORE_ID	CPUx Core Identification Register	1FE1C _H	See Family Spec
CPU1_BIV	CPUx Base Interrupt Vector Table Pointer	1FE20 _H	See Family Spec
CPU1_BTV	CPUx Base Trap Vector Table Pointer	1FE24 _H	See Family Spec
CPU1_ISP	CPUx Interrupt Stack Pointer	1FE28 _H	See Family Spec
CPU1_ICR	CPUx Interrupt Control Register	1FE2C _H	See Family Spec
CPU1_FCX	CPUx Free CSA List Head Pointer	1FE38 _H	See Family Spec
CPU1_LCX	CPUx Free CSA List Limit Pointer	1FE3C _H	See Family Spec
CPU1_CUS_ID	CPUx Customer ID register	1FE50 _H	See Family Spec
CPU1_Dy (y=0-15)	CPUx Data General Purpose Register y	1FF00 _H +y*4	See Family Spec
CPU1_Ay (y=0-15)	CPUx Address General Purpose Register y	1FF80 _H +y*4	See Family Spec

CPU Subsystem (CPU)

5.3 TC33xEXT Specific Registers

5.3.1 SRI slave interface for SFR+CSFR

CPUx Flash Configuration Register 0

Software may program a Flash Prefetch Buffer with a master tag identifier stored in Flash Configuration Register 0.

If a CPU instance does not have a local PFlash bank then the FLASHCON0 register associated with that instance will have no functionality.

CPU0_FLASHCON0

CPUx Flash Configuration Register 0

(01100_H)Reset Value: [Table 21](#)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RES		TAG4						RES		TAG3					
r		rw						r		rw					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES		TAG2						RES		TAG1					
r		rw						r		rw					

Field	Bits	Type	Description
TAG1	5:0	rw	Flash Prefetch Buffer 1 Configuration FPB is assigned to on chip bus master with master tag id equal to TAG1.
RES	7:6, 15:14, 23:22, 31:30	r	Reserved Always read as 0; should be written with 0.
TAG2	13:8	rw	Flash Prefetch Buffer 2 Configuration FPB is assigned to on chip bus master with master tag id equal to TAG2.
TAG3	21:16	rw	Flash Prefetch Buffer 3 Configuration FPB is assigned to on chip bus master with master tag id equal to TAG3.
TAG4	29:24	rw	Flash Prefetch Buffer 4 Configuration FPB is assigned to on chip bus master with master tag id equal to TAG4.

Table 21 Reset Values of CPU0_FLASHCON0

Reset Type	Reset Value	Note
Application Reset	3F3F 3F3F _H	
CFS Value	2121 2020 _H	

5.4 Connectivity

No connections in TC33xEXT

CPU Subsystem (CPU)

5.5 Revision History

Table 22 Revision History

Reference	Change to Previous Version	Comment
V1.1.16		
	No change	
V1.1.17		
	No change	
V1.1.18		
	No change	
V1.1.19		
	No change	
V1.1.20		
Page 2, 9	Change index variable from 'x' to intended 'i' for registers SPR_SPROT_RGNACCENAi_R and SPR_SPROT_RGNACCENBi_R to remove confusion with CPU instance variable.	
Page 2, 9	Change index variable from 'x' to intended 'i' for registers all DLMU_SPROT registers to remove confusion with CPU instance variable.	
V1.1.21		
	No change	

6 Non Volatile Memory (NVM) Subsystem

6.1 Overview

The Non Volatile Memory (NVM) Subsystem comprises of the Data Memory Unit (DMU), Program Flash Interface (PFI), and Non Volatile Memory module (comprising of the Flash Standard Interface (FSI), Program and Data Flash memories and Program Flash Read Write buffer (PFRWB)).

- Data Memory Unit (DMU): Controls command sequences executed on all program and data flash memories.
- Flash Standard Interface (FSI): Executes erase, program and verify operations on all flash memories.
- Program Flash (PFLASH): Divided into one or more banks each connected to a CPU. It is used by the application to store program code and data constants. Compute performance is optimized by using a point-to-point interface to minimize latency and maximize bandwidth. Each PFLASH is connected to a PFlash Read Write Buffer (PFRWB) that performs the ECC correction and detection and provides the read data to the system.
- Program Flash Interface (PFI): Each PFLASH bank has a unique point-to-point fast connection to a CPU provided by a PFI. The PFI interfaces between the CPU and the PFRWB and contains the Prefetch Buffers for storing speculative data.
- Data Flash (DFLASH): The Data Flash Module is used to emulate EEPROM and store data and divided into two banks. DFLASH read accesses are relatively slow compared to PFLASH accesses. The DFlash Read Write Buffer (DFRWB) in the FSI interfaces to the DFLASH to provide the read data. Data Flash Module also contains regions to store configuration data - User Configuration Blocks (UCBs), and Configuration Sector (CFS) which is not accessible by user.
- Boot ROM (BROM): Connected to the system via the DMU SRI port.
 - Tuning protection (commonly called the “Secure Watchdog”) to protect user software and data from maltuning data.

Attention: *The ‘Non Volatile Memory Subsystem’ chapter is the AURIX PMU chapter re-structured for closer alignment to AURIXTC3XX product architecture. It comprises of the DMU, PFI, NVM and UCB Chapters. Please note that the application accessible registers located in the FSI, and the PFLASH read status and control registers are described in the NVM chapter.*

Non Volatile Memory (NVM) Subsystem




Figure 4 Non Volatile Memory (NVM) Subsystem

The purpose of the PFLASH NVM is:

- One or more PFLASH banks stores program code and data constants.
- Implementation of Erase Counters.

The purpose of the DFLASH NVM is:

- Emulation of Electrically Erasable Programmable Read Only Memory (EEPROM):
 - CPU-EEPROM used by the user application.
 - HSM-EEPROM used by the security application.
- Multiple User Configuration Blocks (UCB) used for:
 - Password based read protection combined with write protection.
 - Read-only UCB configured by IFX with unique chip identifier and trimming data.
- Configuration Sector (CFS) stores system set-up data not accessible by the user.

Data stored in the NVM is protected by ECC checksum.

- An ECC decoder at the output of the NVM corrects and detects faults in the NVM array.
- The NVM is fault tolerant and supports system operation in the presence of a number of NVM bit errors.
- For Program Flash the calculation of the ECC checksum is extended across the address to provide read protection against addressing faults.

If the Flash is not operating in the application then the NVM may be programmed and erased by command sequences executed by the FSI micro controller. All read accesses to Flash are memory mapped reads. Margin read levels may be used to check how completely a cell is programmed or erased.

The Non Volatile Memory interface micro architecture includes a security layer and a safety layer.

Security Layer (provided by DMU and PFI)

- Read protection is enabled/disabled with a Flash Module (Bank) granularity.

Non Volatile Memory (NVM) Subsystem

- Write protection is enabled/disabled with a Flash Module sector based granularity.

Safety Layer

- Master specific read access protection to each Flash Module (Bank).
- Master specific read and write access control to individual Special Function Registers (SFRs).
- Integrity of data stored in the NVM is ensured by an ECC checksum
- Integrity of PFlash read path is ensured by monitoring of read parameters in the FSI (MISR, redundant Flip Flops etc.), PFI partial lockstep mechanism, protection of PFlash wait cycles with ECC checksum, protection of data from PFI to CPU by ECC checksum and an additional safety mechanism to ensure that the local PFlash is not being programmed/erased when not expected by PFI.

Non Volatile Memory (NVM) Subsystem**6.2 Revision History****Table 23 Revision History**

Reference	Change to Previous Version	Comment
V2.0.3		
	Created to form a concise introduction chapter for the appendices	
V2.0.4		
	No Changes.	
V2.0.5		
	No Changes.	
V2.0.6		
	No Changes.	
V2.0.7		
	No Changes.	

6.3 Data Memory Unit (DMU)

This chapter supplements the family documentation with the device specific information for TC33xEXT.

6.3.1 TC33xEXT Specific Register Set

Register Address Space Table

Table 24 Register Address Space - PMU

Module	Base Address	End Address	Note
PMU	F8038000 _H	F803FFFF _H	sri slave interface

Table 25 Register Address Space - DMU

Module	Base Address	End Address	Note
(DMU)	8FFF0000 _H	8FFFFFFF _H	Boot ROM (BROM)
	AF000000 _H	AF01FFFF _H	Data Flash 0 EEPROM (DF0) and Host Command Sequence Interpreter
	AFC00000 _H	AFC1FFFF _H	Data Flash 1 EEPROM (DF1) and HSM Command Sequence Interpreter
	AFFF0000 _H	AFFFFFFF _H	Boot ROM (BROM)
DMU	F8040000 _H	F807FFFF _H	SRI slave interface - Register Address Space
(DMU)	FFC00000 _H	FFC1FFFF _H	Data Flash 1 EEPROM (DF1) and HSM Command Sequence Interpreter

Register Overview Table

Table 26 Register Overview - PMU (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
PMU_ID	Module Identification Register	0508 _H	U,SV	BE	Application Reset	See Family Spec

Table 27 Register Overview - DMU (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
DMU_HF_ID	Module Identification Register	0000008 _H	U,SV	BE	Application Reset	See Family Spec
DMU_HF_STATUS	Flash Status Register	0000010 _H	U,SV	BE	Application Reset	11

Table 27 Register Overview - DMU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
DMU_HF_CONTR OL	Flash Control Register	0000014 H	U,SV	P,SV,E	Application Reset	See Family Spec
DMU_HF_OPERA TION	Flash Operation Register	0000018 H	U,SV	BE	System Reset	See Family Spec
DMU_HF_PROTE CT	Flash Protection Status Register	000001C H	U,SV	BE	Application Reset	13
DMU_HF_CONFI RM0	Flash Confirm Status Register 0	0000020 H	U,SV	BE	Application Reset	See Family Spec
DMU_HF_CONFI RM1	Flash Confirm Status Register 1	0000024 H	U,SV	BE	Application Reset	See Family Spec
DMU_HF_CONFI RM2	Flash Confirm Status Register 2	0000028 H	U,SV	BE	Application Reset	See Family Spec
DMU_HF_EER	Enable Error Interrupt Control Register	0000030 H	U,SV	P,SV	Application Reset	See Family Spec
DMU_HF_ERRSR	Error Status Register	0000034 H	U,SV	BE	Application Reset	See Family Spec
DMU_HF_CLRE	Clear Error Register	0000038 H	U,SV	P,SV	Application Reset	See Family Spec
DMU_HF_ECCR	DF0 ECC Read Register	0000040 H	U,SV	BE	Application Reset	See Family Spec
DMU_HF_ECCS	DF0 ECC Status Register	0000044 H	U,SV	BE	Application Reset	See Family Spec
DMU_HF_ECCC	DF0 ECC Control Register	0000048 H	U,SV	P,SV,E	Application Reset	See Family Spec
DMU_HF_ECCW	DF0 ECC Write Register	000004C H	U,SV	P,SV,E	Application Reset	See Family Spec
DMU_HF_CCONT ROL	Cranking Control Register	0000050 H	U,SV	P,SV	System Reset	See Family Spec

Table 27 Register Overview - DMU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
DMU_HF_PSTAT US	Power Status Register	0000060 H	U,SV	BE	Application Reset	See Family Spec
DMU_HF_PCONT ROL	Power Control Register	0000064 H	U,SV	P,SV	Application Reset	See Family Spec
DMU_HF_PWAIT	PFLASH Wait Cycle Register	0000068 H	U,SV	P,SV,E	System Reset	See Family Spec
DMU_HF_DWAIT	DFLASH Wait Cycle Register	000006C H	U,SV	P,SV,E	System Reset	See Family Spec
DMU_HF_PROCO NUSR	DF0 User Mode Control	0000074 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HF_PROCO NPF	PFLASH Protection Configuration	0000080 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HF_PROCO NTP	Tuning Protection Configuration	0000084 H	U,SV	BE	See page 15	15
DMU_HF_PROCO NDF	DFLASH Protection Configuration	0000088 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HF_PROCO NRAM	RAM Configuration	000008C H	U,SV	BE	See Family Spec	See Family Spec
DMU_HF_PROCO NDBG	Debug Interface Protection Configuration	0000090 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HF_SUSPE ND	Suspend Control Register	00000F0 H	U,SV	P,U,SV	Application Reset	See Family Spec
DMU_HF_MARGI N	Margin Control Register	00000F4 H	U,SV	P,U,SV	Application Reset	See Family Spec
DMU_HF_ACCEN 1	Access Enable Register 1	00000F8 H	U,SV	SV,SE	Application Reset	See Family Spec
DMU_HF_ACCEN 0	Access Enable Register 0	00000FC H	U,SV	SV,SE	Application Reset	See Family Spec

Table 27 Register Overview - DMU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
DMU_HP_PROCO NPi0 (i=0)	PFLASH Bank i Protection Configuration 0	0010000 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NPi1 (i=0)	PFLASH Bank i Protection Configuration 1	0010004 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NPi2 (i=0)	PFLASH Bank i Protection Configuration 2	0010008 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NPi3 (i=0)	PFLASH Bank i Protection Configuration 3	001000C H	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NPi4 (i=0)	PFLASH Bank i Protection Configuration 4	0010010 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NPi5 (i=0)	PFLASH Bank i Protection Configuration 5	0010014 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NOTPi0 (i=0)	PFLASH Bank i OTP Protection Configuration 0	0010040 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NOTPi1 (i=0)	PFLASH Bank i OTP Protection Configuration 1	0010044 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NOTPi2 (i=0)	PFLASH Bank i OTP Protection Configuration 2	0010048 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NOTPi3 (i=0)	PFLASH Bank i OTP Protection Configuration 3	001004C H	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NOTPi4 (i=0)	PFLASH Bank i OTP Protection Configuration 4	0010050 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NOTPi5 (i=0)	PFLASH Bank i OTP Protection Configuration 5	0010054 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NWOPi0 (i=0)	PFLASH Bank i WOP Configuration 0	0010080 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NWOPi1 (i=0)	PFLASH Bank i WOP Configuration 1	0010084 H	U,SV	BE	See Family Spec	See Family Spec

Table 27 Register Overview - DMU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
DMU_HP_PROCO NWOPi2 (i=0)	PFLASH Bank i WOP Configuration 2	0010088 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NWOPi3 (i=0)	PFLASH Bank i WOP Configuration 3	001008C H	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NWOPi4 (i=0)	PFLASH Bank i WOP Configuration 4	0010090 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NWOPi5 (i=0)	PFLASH Bank i WOP Configuration 5	0010094 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_ECPRI Oi0 (i=0)	PFLASH Bank i Erase Counter Priority configuration 0	00100A0 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_ECPRI Oi1 (i=0)	PFLASH Bank i Erase Counter Priority Configuration 1	00100A4 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_ECPRI Oi2 (i=0)	PFLASH Bank i Erase Counter Priority Configuration 2	00100A8 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_ECPRI Oi3 (i=0)	PFLASH Bank i Erase Counter Priority Configuration 3	00100AC H	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_ECPRI Oi4 (i=0)	PFLASH Bank i Erase Counter Priority Configuration 4	00100B0 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_ECPRI Oi5 (i=0)	PFLASH Bank i Erase Counter Priority Configuration 5	00100B4 H	U,SV	BE	See Family Spec	See Family Spec
DMU_SF_STATU S	HSM Flash Status Register	0020010 H	H	BE	Application Reset	See Family Spec
DMU_SF_CONTR OL	HSM Flash Configuration Register	0020014 H	H	H	Application Reset	See Family Spec
DMU_SF_OPERA TION	HSM Flash Operation Register	0020018 H	H	BE	System Reset	See Family Spec
DMU_SF_EER	HSM Enable Error Interrupt Control Register	0020030 H	H	H	Application Reset	See Family Spec

Table 27 Register Overview - DMU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
DMU_SF_ERRSR	HSM Error Status Register	0020034 H	H	BE	Application Reset	See Family Spec
DMU_SF_CLRE	HSM Clear Error Register	0020038 H	H	H	Application Reset	See Family Spec
DMU_SF_ECCR	HSM DF1 ECC Read Register	0020040 H	H	BE	Application Reset	See Family Spec
DMU_SF_ECCS	HSM DF1 ECC Status Register	0020044 H	H	BE	Application Reset	See Family Spec
DMU_SF_ECCC	HSM DF1 ECC Control Register	0020048 H	H	H	Application Reset	See Family Spec
DMU_SF_ECCW	HSM DF1 ECC Write Register	002004C H	H	H	Application Reset	See Family Spec
DMU_SF_PROCONUSR	HSM DF1 User Mode Control	0020074 H	U,SV	BE	See Family Spec	See Family Spec
DMU_SF_SUSPEND	HSM Suspend Control Register	00200E8 H	H	H	Application Reset	See Family Spec
DMU_SF_MARGIN	HSM DF1 Margin Control Register	00200EC H	H	H	Application Reset	See Family Spec
DMU_SP_PROCONHSMCFG	HSM Protection Configuration	0030000 H	U,SV	BE	See Family Spec	See Family Spec
DMU_SP_PROCONHSMCBS	HSM Code Boot Sector	0030004 H	U,SV	BE	See Family Spec	See Family Spec
DMU_SP_PROCONHSMCX0	HSM Code Exclusive Protection Configuration	0030008 H	U,SV	BE	See Family Spec	See Family Spec
DMU_SP_PROCONHSMCX1	HSM Code Exclusive Protection Configuration	003000C H	U,SV	BE	See Family Spec	See Family Spec
DMU_SP_PROCONHSMCOTP0	HSM Code OTP Protection Configuration	0030010 H	U,SV	BE	See Family Spec	See Family Spec

Table 27 Register Overview - DMU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
DMU_SP_PROCO NHSMCOTP1	HSM Code OTP Protection Configuration	0030014 H	U,SV	BE	See Family Spec	See Family Spec
DMU_SP_PROCO NHSM	HSM Interface Protection Configuration	0030040 H	U,SV	BE	See Family Spec	See Family Spec

6.3.2 TC33xEXT Specific Registers

6.3.2.1 SRI slave interface - Register Address Space

Flash Status Register

The Flash Status Register reflects the status of the Flash Banks after reset.

Note: The **DxBUSY** and **PxBUSY** flags cannot be cleared with the “Clear Status” command or with the “Reset to Read” command. These flags are controlled by HW.

Note: After every reset, the busy bits are set while the Flash module is busy with startup (until the operation mode is entered). Also the protection installation bits are always set until end of startup.

DMU_HF_STATUS

Flash Status Register

(0000010_H)Application Reset Value: 0000 00FF_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RES						RES	RES	RES	PFPAGE	DFPAGE	RES	RES	RES	RES	
r						rX	r	rX	rh	rh	rX	rX	rX	rX	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES								RES	RES	RES	RES	RES	POBUSY	D1BUSY	D0BUSY
r								r	r	r	r	r	rh	rh	rh

Field	Bits	Type	Description
D0BUSY	0	rh	Data Flash Bank 0 Busy HW-controlled status flag. Indication of busy state of DFLASH bank 0 because of active execution of an operation; DF0 busy state is also indicated during Flash startup after reset or in sleep mode; while in busy state the DF0 does not allow read access. 0 _B DF0 ready, not busy; DF0 in operation mode. 1 _B DF0 busy; DF0 not in operation mode.

Field	Bits	Type	Description
D1BUSY	1	rh	Data Flash Bank 1 Busy HW-controlled status flag. Indication of busy state of DFLASH bank 1 because of active execution of an operation; DF1 busy state is also indicated during Flash startup after reset or in sleep mode; while in busy state the DF1 does not allow read access. Bit is not set for program/erase operations initiated by the HSM interface. 0 _B DF1 ready, not busy; DF1 in operation mode. 1 _B DF1 busy; DF1 not in operation mode.
PxBUSY (x=0)	x+2	rh	Program Flash PxFBUSY HW-controlled status flag. Indication of busy state of PFX because of active execution of an operation; PFX busy state is also indicated during Flash startup after reset or in sleep mode; while in busy state the PFX does not allow read access. 0 _B PFX ready, not busy; PFX in operation mode. 1 _B PFX busy; PFX not in operation mode.
RES (x=1-5)	x+2	r	Reserved Always read as 0; should be written with 0.
RES	15:8, 23, 31:26	r	Reserved Always read as 0; should be written with 0.
RES	16, 17, 18, 19, 22, 25:24	rX	Reserved Undefined.
DFPAGE	20	rh	Data Flash in Page Mode HW-controlled status flag. Set with Enter Page Mode for DFLASH, cleared with Write Page command. This bit is not set by “Enter Page Mode” initiated by the HSM interface. <i>Note: Read accesses are allowed while in page mode.</i> 0 _B Data Flash not in page mode 1 _B Data Flash in page mode

Field	Bits	Type	Description
PFPAGE	21	rh	Program Flash in Page Mode HW-controlled status flag. Set with Enter Page Mode for Flash, cleared with Write Page command This bit is not set by “Enter Page Mode” initiated by the HSM interface. <i>Note:</i> Read accesses are allowed while in page mode. 0 _B Flash not in page mode. 1 _B Flash in page mode.

Flash Protection Status Register

This register reports the state of the Flash protection and contains protection relevant control fields.

DMU_HF_PROTECT

Flash Protection Status Register

(000001C_H)

Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RES						SRT		RES							
r						rh		r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES	RES	RES	RES	RES	RES	RES	PRODI SP0	RES		PRODI SSWA P	PRODI SBMH D	PRODI SEC	PRODI SDBG	PRODI SD	PRODI SP
r	r	r	r	r	r	r	rh	r		rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
PRODISP	0	rh	PFLASH Protection Disabled The protection configured by UCB_PFLASH_ORIG and UCB_PFLASH_COPY was successfully disabled by supplying the correct password to “Disable Protection”. <i>Note:</i> Cleared with command “Resume Protection”.
PRODISD	1	rh	DFLASH Protection Disabled The protection configured by UCB_DFLASH_ORIG and UCB_DFLASH_COPY was successfully disabled by supplying the correct password to “Disable Protection”. <i>Note:</i> Cleared with command “Resume Protection”.
PRODISDBG	2	rh	Debug Interface Password Protection Disabled The password configured by UCB_DBG_ORIG and UCB_DBG_COPY was correctly received with “Disable Protection”. When DMU_SP_PROCONHSMCFG.DESTDBG is “destructive” then only the SSW can disable this protection. <i>Note:</i> Cleared with command “Resume Protection”.

Field	Bits	Type	Description
PRODISEC	3	rh	Erase Counter Priority Protection Disabled The protection configured by UCB_ECPRIO_ORIG and UCB_ECPRIO_COPY was successfully disabled by supplying the correct password to “Disable Protection”. <i>Note: Cleared with command "Resume Protection".</i>
PRODISBMHD	4	rh	BMHD Protection Disabled The protection configured by UCB_BMHD0_ORIG and UCB_BMHD0_COPY was successfully disabled by supplying the correct password to “Disable Protection”. <i>Note: Cleared with command "Resume Protection".</i>
PRODISSWAP	5	rh	UCB_SWAP protection Disabled The protection configured by UCB_SWAP_ORIG and UCB_SWAP_COPY was successfully disabled by supplying the correct password to “Disable Protection”. <i>Note: Cleared with command "Resume Protection".</i>
RES	7:6, 23:14, 31:25	r	Reserved Always read as 0; should be written with 0.
PRODISPx (x=0)	x+8	rh	Program Flash Protection Disable PRODISPx The protection configured for PFx by UCB_PFLASH_ORIG and UCB_PFLASH_COPY was successfully disabled by supplying the correct password to “Disable Protection”. <i>Note: Cleared with command "Resume Protection".</i>
RES (x=1-5)	x+8	r	Reserved Always read as 0; should be written with 0.
SRT	24	rh	Secure Retest Password Protection Disabled <i>Note: Cleared with command “Resume Protection”.</i> 0 _B Secure Retest protection is not disabled. 1 _B Secure Retest protection is disabled.

Tuning Protection Configuration

DMU_HF_PROCONTP

Tuning Protection Configuration

(0000084_H)

Reset Value: [Table 28](#)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
UCB								RES	RES	RES	RES	RES	CPU0 DDIS	SWAPEN	
rh								r	r	r	r	r	rh	rh	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UCB						BML		UCB						TP	
rh						rh		rh						rh	

Field	Bits	Type	Description
TP	0	rh	Tuning Protection This bit indicates whether tuning protection is installed or not. 0 _B Tuning protection is not configured. 1 _B Tuning protection is configured and installed, if correctly confirmed.
UCB	7:1, 15:10, 31:24	rh	Reserved for UCB Deliver the corresponding content of UCB.
BML	9:8	rh	Boot Mode Lock Used by the SSW to restrict the boot mode selection. 00 _B Boot flow with standard evaluation of boot headers. 01 _B Restricted boot flow, never evaluating HWCFG pins and without fallback to boot loader. ... 11 _B Restricted boot flow, never evaluating HWCFG pins and without fallback to boot loader.
SWAPEN	17:16	rh	Enable SOTA mode This field enables the entry into "Software update Over the Air(SOTA) mode". In this mode, an alternate PFLASH address map can be selected. Please refer to the SOTA section of the Introduction chapter for more details. 00 _B Disabled , SOTA mode disabled. ... 10 _B Disabled , SOTA mode disabled. 11 _B Enabled , SOTA mode enabled.
CPUxDDIS (x=0)	x+18	rh	Disable direct LPB access Disable direct LPB access by the CPU to the Local PFlash Bank (LPB). 0 _B Direct LPB access is enabled. 1 _B Direct LPB access is disabled.
RES (x=1-5)	x+18	r	Reserved Always read as 0; should be written with 0.

Table 28 Reset Values of **DMU_HF_PROCONTP**

Reset Type	Reset Value	Note
Application Reset	0000 0000 _H	
CFS Value	0000 0000 _H	

6.3.3 Connectivity

Table 29 Connections of DMU

Interface Signals	connects		Description
DMU:HOST_INT	to	INT:dmu.HOST_INT	PMU Host Service Request
DMU:FSI_INT	to	INT:dmu.FSI_INT	PMU FSI Service Request

6.3.4 Revision History

Table 30 Revision History

Reference	Change to Previous Version	Comment
V2.0.8		
V2.0.9		
	No document changes - version update to remain aligned with family document.	
V2.0.10		
	No document changes - version update to remain aligned with family document.	
V2.0.11		
Page 11	Updated register DMU_HF_STATUS .	
Page 16	Connectivity - Table updated	
	No functional changes.	
V2.0.12		
–	No functional changes.	

6.4 Non Volatile Memory (NVM)

This chapter supplements the family documentation with the device specific information for TC33xEXT.

6.4.1 TC33xEXT Specific Register Set

Register Address Space Table

Table 31 Register Address Space - FSI

Module	Base Address	End Address	Note
FSI	F8030000 _H	F80300FF _H	sri slave interface

Table 32 Register Address Space - PFI

Module	Base Address	End Address	Note
(PFI0)	80000000 _H	801FFFFFF _H	Program Flash cached address space
	A0000000 _H	A01FFFFFF _H	Program Flash non-cached address space
	A8000000 _H	A8003FFF _H	Erase Counter address space
PFI0	A8080000 _H	A80FFFFFF _H	Register address space

Register Overview Table

Table 33 Register Overview - FSI (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
FSI_COMM_1	Communication Register 1	0004 _H	U,SV	U,SV	System Reset	See Family Spec
FSI_COMM_2	Communication Register 2	0005 _H	U,SV	U,SV	System Reset	See Family Spec
FSI_HSMCOMM_1	HSM Communication Register 1	0006 _H	H	H	System Reset	See Family Spec
FSI_HSMCOMM_2	HSM Communication Register 2	0007 _H	H	H	System Reset	See Family Spec

Table 34 Register Overview - PFI (ascending Offset Address)

Short Name	Long Name	Offset Address	Page Number
PFI0_ECCR	ECC Read Register	000000 _H	See Family Spec
PFI0_ECCS	ECC Status Register	000020 _H	See Family Spec
PFI0_SBABRECORDx (x=0-16)	SBAB Record x	002000 _H +x*20 H	See Family Spec
PFI0_DBABRECORDx (x=0-1)	DBAB Record x	004000 _H +x*20 H	See Family Spec
PFI0_MBABRECORDx (x=0)	MBAB Record 0	008000 _H	See Family Spec
PFI0_ZBABRECORDx (x=0-3)	ZBAB Record x	00C000 _H +x*20 H	See Family Spec

6.4.2 Connectivity

No connections in device.

6.4.3 Revision History

Table 35 Revision History

Reference	Change to Previous Version	Comment
V2.0.3		
	First version. Version number to remain aligned with family document.	
V2.0.4		
	No document changes - version update to remain aligned with family document.	
V2.0.5		
Page 17	Register Address Space Table - Updated PFI address ranges to match device size. PFI instances not used in this device removed.	
V2.0.6		
	No functional changes.	

7 Local Memory Unit (LMU)

This device doesn't contain a LMU module.

8 Default Application Memory (LMU_DAM)

This device doesn't contain LMU_DAM.

System Control Unit (SCU)

9 System Control Unit (SCU)

This chapter describes the System Control Unit (short SCU) Module of the TC33xEXT.

9.1 TC33xEXT Specific IP Configuration

Table 36 TC33xEXT specific configuration of SCU

Parameter	SCU
Number of WDT linked to the number of CPU	2
Name of the ssw value	After SSW execution
CFS value for DTSCBGOCTRL register	40 _H
CFS value for DTSCCON register	200 _H

The following sections describe several differences that are device specific at the SCU level.

9.1.1 LBIST considerations for TC33xEXT

The LBIST function can be controlled via four registers available at SCU level: LBISTCTRL0, LBISTCTRL1, LBISTCTRL2 and LBISTCTRL3 (for a complete description of these register, please address the family specification).

The LBISTCTRL3 register contains the MISR signature value that can be read back via software, after the LBIST execution (and the execution is valid).

9.1.1.1 TC33xEXT AA

LBIST Configuration A

LBISTCTRL0.PATTERNS = 0x140;

LBISTCTRL2.LENGTH = 0x3C;

With LBISTCTRL1.BODY = 0:

- LBISTCTRL1 = 0x54000007
- LBISTCTRL3 = 0x92B982C9

With LBISTCTRL1.BODY = 1:

- LBISTCTRL1 = 0x5C000007
- LBISTCTRL3 = 0x59124F97

System Control Unit (SCU)

9.2 TC33xEXT Specific Register Set

The address space for the module registers is defined in [Register Address Space - SCU](#).

Table 37 Register Address Space - SCU

Module	Base Address	End Address	Note
SCU	F0036000 _H	F00363FF _H	SCU: Connections to FPI/BPI bus

Table 38 Register Overview - SCU (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
	Reserved (0010 _H Byte)	0000 _H	BE	BE		
SCU_ID	Identification Register	0008 _H	U,SV	BE	System Reset	See Family Spec
	Reserved (0010 _H Byte)	000C _H	BE	BE		
SCU_OSCCON	OSC Control Register	0010 _H	U,SV	SV,SE,P0	See Family Spec	See Family Spec
SCU_SYSPLLSTAT	System PLL Status Register	0014 _H	U,SV	BE	See Family Spec	See Family Spec
SCU_SYSPLLCON0	System PLL Configuration 0 Register	0018 _H	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_SYSPLLCON1	System PLL Configuration 1 Register	001C _H	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_SYSPLLCON2	System PLL Configuration 2 Register	0020 _H	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_PERPLLSTAT	Peripheral PLL Status Register	0024 _H	U,SV	BE	System Reset	See Family Spec
SCU_PERPLLCON0	Peripheral PLL Configuration 0 Register	0028 _H	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_PERPLLCON1	Peripheral PLL Configuration 1 Register	002C _H	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_CCUCON0	CCU Clock Control Register 0	0030 _H	U,SV	SV,SE,P0	See Family Spec	See Family Spec

System Control Unit (SCU)

Table 38 Register Overview - SCU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SCU_CCUCON1	CCU Clock Control Register 1	0034 _H	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_FDR	Fractional Divider Register	0038 _H	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_EXTCON	External Clock Control Register	003C _H	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_CCUCON2	CCU Clock Control Register 2	0040 _H	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_CCUCON3	CCU Clock Control Register 3	0044 _H	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_CCUCON4	CCU Clock Control Register 4	0048 _H	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_CCUCON5	CCU Clock Control Register 5	004C _H	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_RSTSTAT	Reset Status Register	0050 _H	U,SV	BE	See page 15	15
	Reserved (0004 _H Byte)	0054 _H	BE	BE		
SCU_RSTCON	Reset Configuration Register	0058 _H	U,SV	SV,SE,P0	See page 18	18
SCU_ARSTDIS	Application Reset Disable Register	005C _H	U,SV	SV,E,P0	PowerOn Reset	19
SCU_SWRSTCON	Software Reset Configuration Register	0060 _H	U,SV	SV,E,P0	See Family Spec	See Family Spec
SCU_RSTCON2	Additional Reset Control Register	0064 _H	U,SV	SV,E,P0	See Family Spec	See Family Spec
SCU_RSTCON3	Reset Configuration Register 3	0068 _H	U,SV	SV,E,P0	See Family Spec	See Family Spec
	Reserved (0004 _H Byte)	006C _H	BE	BE		
SCU_ESRCFGx (x=0-1)	ESRx Input Configuration Register	0070 _H +x *4	U,SV	SV,E,P0	System Reset	See Family Spec

System Control Unit (SCU)

Table 38 Register Overview - SCU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SCU_ESROCFG	ESR Output Configuration Register	0078 _H	U,SV	SV,E,P0	System Reset	See Family Spec
SCU_SYSCON	System Control Register	007C _H	U,SV	U,SV,P0	System Reset	See Family Spec
SCU_CCUCON6	CCU Clock Control Register 6	0080 _H	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_CCUCON7	CCU Clock Control Register 7	0084 _H	U,SV	SV,SE,P0	System Reset	See Family Spec
	Reserved (0004 _H Byte)	0098 _H	BE	BE		
SCU_PDR	ESR Pad Driver Mode Register	009C _H	U,SV	SV,E,P0	System Reset	See Family Spec
SCU_IOCRR	Input/Output Control Register	00A0 _H	U,SV	U,SV,P0	System Reset	See Family Spec
SCU_OUT	ESR Output Register	00A4 _H	U,SV	U,SV,P0	System Reset	See Family Spec
SCU_OMR	ESR Output Modification Register	00A8 _H	U,SV	U,SV,P0	System Reset	See Family Spec
SCU_IN	ESR Input Register	00AC _H	U,SV	BE	System Reset	See Family Spec
	Reserved (0004 _H Byte)	00BC _H	BE	BE		
SCU_STSTAT	Start-up Status Register	00C0 _H	U,SV	BE	PowerOn Reset	See Family Spec
SCU_STCON	Start-up Configuration Register	00C4 _H	U,SV	ST,P0	Application Reset	See Family Spec
SCU_PMCSR0	Power Management Control and Status Register	00C8 _H	U,SV	SE,CE0,SV,P0	Application Reset	See Family Spec
SCU_PMCSR1	Power Management Control and Status Register	00CC _H	U,SV	SE,CE1,SV,P0	Application Reset	See Family Spec

System Control Unit (SCU)

Table 38 Register Overview - SCU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SCU_PMCSR2	Power Management Control and Status Register	00D0 _H	U,SV	SE,CE2,SV,P0	Application Reset	See Family Spec
SCU_PMCSR3	Power Management Control and Status Register	00D4 _H	U,SV	SE,CE3,SV,P0	Application Reset	See Family Spec
SCU_PMCSR4	Power Management Control and Status Register	00D8 _H	U,SV	SE,CE4,SV,P0	Application Reset	See Family Spec
SCU_PMCSR5	Power Management Control and Status Register	00DC _H	U,SV	SE,CE5,SV,P0	Application Reset	See Family Spec
SCU_PMSTAT0	Power Management Status Register 0	00E4 _H	U,SV	BE	Application Reset	See Family Spec
SCU_PMSWCR1	Standby and Wake-up Control Register 1	00E8 _H	U,SV	SV,SE,P0	Cold PowerOn Reset	See Family Spec
	Reserved (0020 _H Byte)	00F0 _H	BE	BE		
SCU_EMSR	Emergency Stop Register	00FC _H	U,SV	SV,SE,P0	Application Reset	See Family Spec
SCU_EMSSW	Emergency Stop Software set and clear register	0100 _H	U,SV	U,SV,P0	Application Reset	See Family Spec
SCU_DTSCSTAT	Core Die Temperature Sensor Status Register	0104 _H	U,SV	BE	Application Reset	See Family Spec
SCU_DTSCCLIM	Core Die Temperature Sensor Limit Register	0108 _H	U,SV	U,SV,P	Application Reset	See Family Spec
	Reserved (0060 _H Byte)	0114 _H	BE	BE		
SCU_TRAPDIS1	Trap Disable Register 1	0120 _H	U,SV	SV,E,P0	Application Reset	20
SCU_TRAPSTAT	Trap Status Register	0124 _H	U,SV	BE	System Reset	See Family Spec
SCU_TRAPSET	Trap Set Register	0128 _H	U,SV	SV,E,P0	System Reset	See Family Spec

System Control Unit (SCU)

Table 38 Register Overview - SCU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SCU_TRAPCLR	Trap Clear Register	012C _H	U,SV	U,SV,P0	System Reset	See Family Spec
SCU_TRAPDIS0	Trap Disable Register 0	0130 _H	U,SV	SV,E,P0	Application Reset	21
SCU_LCLCON0	LCL CPU0 and CPU2 Control Register	0134 _H	U,SV	SV,SE,ST,P0	See page 10	10
SCU_LCLCON1	LCL CPU1 and CPU3 Control Register	0138 _H	U,SV	SV,SE,ST,P0	See page 10	10
SCU_LCLTEST	LCL Test Register	013C _H	U,SV	U,SV,P0	System Reset	11
SCU_CHIPID	Chip Identification Register	0140 _H	U,SV	ST,P0	See Family Spec	See Family Spec
SCU_MANID	Manufacturer Identification Register	0144 _H	U,SV	BE	System Reset	See Family Spec
SCU_SWAPCTRL	Address Map Control Register	014C _H	U,SV	ST,P0	System Reset	See Family Spec
	Reserved (0060 _H Byte)	0158 _H	BE	BE		
	Reserved (0060 _H Byte)	015C _H	BE	BE		
	Reserved (0060 _H Byte)	0160 _H	BE	BE		
SCU_LBISTCTRL 0	Logic BIST Control 0 Register	0164 _H	U,SV	SV,SE,P0	See Family Spec	See Family Spec
SCU_LBISTCTRL 1	Logic BIST Control 1 Register	0168 _H	U,SV	SV,SE,P0	See Family Spec	See Family Spec
SCU_LBISTCTRL 2	Logic BIST Control 2 Register	016C _H	U,SV	SV,SE,P0	See page 12	12
SCU_LBISTCTRL 3	Logic BIST Control 3 Register	0170 _H	U,SV	BE	See Family Spec	See Family Spec
	Reserved (0020 _H Byte)	0178 _H	BE	BE		
SCU_STMEM1	Start-up Memory Register 1	0184 _H	U,SV	ST,P0	PowerOn Reset	See Family Spec
SCU_STMEM2	Start-up Memory Register 2	0188 _H	U,SV	ST,P0	System Reset	See Family Spec

System Control Unit (SCU)

Table 38 Register Overview - SCU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SCU_PDISC	Pad Disable Control Register	018C _H	U,SV	SV,E,P0	System Reset	See Family Spec
	Reserved (0020 _H Byte)	0194 _H	BE	BE		
SCU_PMTRCSR0	Power Management Transition Control and Status Register 0	0198 _H	U,SV	SV,SE,P0	Cold PowerOn Reset	See Family Spec
SCU_PMTRCSR1	Power Management Transition Control and Status Register 1	019C _H	U,SV	SV,SE,P0	Cold PowerOn Reset	See Family Spec
SCU_PMTRCSR2	Power Management Transition Control and Status Register 2	01A0 _H	U,SV	SV,SE,P0	Cold PowerOn Reset	See Family Spec
SCU_PMTRCSR3	Power Management Transition Control and Status Register 3	01A4 _H	U,SV	SV,SE,P0	Cold PowerOn Reset	See Family Spec
SCU_STMEM3	Start-up Memory Register 3	01C0 _H	U,SV	ST,P0	Application Reset	See Family Spec
SCU_STMEM4	Start-up Memory Register 4	01C4 _H	U,SV	ST,P0	Cold PowerOn Reset	See Family Spec
SCU_STMEM5	Start-up Memory Register 5	01C8 _H	U,SV	ST,P0	PowerOn Reset	See Family Spec
SCU_STMEM6	Start-up Memory Register 6	01CC _H	U,SV	ST,P0	System Reset	See Family Spec
SCU_OVCENABLE	Overlay Enable Register	01E0 _H	U,SV	SV,SE,P0	Application Reset	13
SCU_OVCCON	Overlay Control Register	01E4 _H	U,SV	SV,P0	Application Reset	14
SCU_EIFILT	External Input Filter Register	020C _H	U,SV	SE,SV,P0	Application Reset	See Family Spec
SCU_EICRi (i=0-3)	External Input Channel Register i	0210 _H +i*4	U,SV	SE,SV,P0	Application Reset	See Family Spec
SCU_EIFR	External Input Flag Register	0220 _H	U,SV	BE	Application Reset	See Family Spec

System Control Unit (SCU)

Table 38 Register Overview - SCU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SCU_FMR	Flag Modification Register	0224 _H	U,SV	U,SV,P0	Application Reset	See Family Spec
SCU_PDRR	Pattern Detection Result Register	0228 _H	U,SV	BE	Application Reset	See Family Spec
SCU_IGCRj (j=0-3)	Flag Gating Register j	022C _H +j*4	U,SV	SE,SV,P0	Application Reset	See Family Spec
	Reserved (0030 _H Byte)	023C _H	BE	BE		
SCU_WDTCPUyC ON0 (y=0) (y=1)	CPUy WDT Control Register 0	024C _H +y*12	U,SV	U,SV,32,CP Uy (y=CPU number)	Application Reset	See Family Spec
SCU_WDTCPUyC ON1 (y=0) (y=1)	CPUy WDT Control Register 1	0250 _H +y*12	U,SV	SV,CEy,P0	Application Reset	See Family Spec
SCU_WDTCPUyS R (y=0) (y=1)	CPUy WDT Status Register	0254 _H +y*12	U,SV	BE	Application Reset	See Family Spec
	Reserved (0030 _H Byte)	0264 _H	BE	BE		
SCU_EICON0	ENDINIT Global Control Register 0	029C _H	U,SV	U,SV,32,P0	Application Reset	See Family Spec
SCU_EICON1	ENDINIT Global Control Register 1	02A0 _H	U,SV	SV,E,P0	Application Reset	See Family Spec
SCU_EISR	ENDINIT Timeout Counter Status Register	02A4 _H	U,SV	BE	Application Reset	See Family Spec
SCU_WDTSCON0	Safety WDT Control Register 0	02A8 _H	U,SV	U,SV,32,P1	Application Reset	See Family Spec
SCU_WDTSCON1	Safety WDT Control Register 1	02AC _H	U,SV	SV,SE,P1	Application Reset	See Family Spec
SCU_WDTSSR	Safety WDT Status Register	02B0 _H	U,SV	BE	Application Reset	See Family Spec

System Control Unit (SCU)

Table 38 Register Overview - SCU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SCU_SEICON0	Safety ENDINIT Control Register 0	02B4 _H	U,SV	U,SV,32,P1	Application Reset	See Family Spec
SCU_SEICON1	Safety ENDINIT Control Register 1	02B8 _H	U,SV	SV,SE,P1	Application Reset	See Family Spec
SCU_SEISR	Safety ENDINIT Timeout Status Register	02BC _H	U,SV	BE	Application Reset	See Family Spec
	Reserved (0440 _H Byte)	02DC _H	BE	BE		
SCU_ACCEN11	Access Enable Register 11	03F0 _H	U,SV	SV,SE	Application Reset	See Family Spec
SCU_ACCEN10	Access Enable Register 10	03F4 _H	U,SV	SV,SE	Application Reset	See Family Spec
SCU_ACCEN01	Access Enable Register 01	03F8 _H	U,SV	SV,SE	Application Reset	See Family Spec
SCU_ACCEN00	Access Enable Register 00	03FC _H	U,SV	SV,SE	Application Reset	See Family Spec
	Reserved (0440 _H Byte)	0400 _H	BE	BE		

System Control Unit (SCU)

9.3 TC33xEXT Specific Registers

9.3.1 SCU: Connections to FPI/BPI bus

LCL CPU0 and CPU2 Control Register

Provides control for CPU0 and CPU2 Lockstep Comparator Logic blocks.

SCU_LCLCON0

LCL CPU0 and CPU2 Control Register

(0134_H)

Reset Value: Table 39

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LSEN0							0								LS0
rw							r								rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1							0								0
rw							r								r

Field	Bits	Type	Description
LS0	16	rh	Lockstep Mode Status This bit indicates whether CPU0 is currently running in lockstep monitor mode 0 _B Not in lockstep mode 1 _B Running in lockstep mode
LSEN0	31	rw	Lockstep Enable This bit may only be written by SSW during boot. Enable lockstep CPU monitoring for the associated processor core, CPU0. After cold reset, lockstep is enabled by default. The LSEN bit may be cleared during the boot to disable lockstep mode. SMU lockstep fault reporting should be disabled when lockstep is disabled. 0 _B Lockstep is disabled 1 _B Lockstep enabled (Default after Cold Power-On Reset)
0	0, 14:1, 30:17	r	Reserved in this product Reserved
1	15	rw	Reserved in this product Reserved

Table 39 Reset Values of SCU_LCLCON0

Reset Type	Reset Value	Note
Cold PowerOn Reset	8001 0000 _H	

LCL CPU1 and CPU3 Control Register

Provides control for CPU1 and CPU3 Lockstep Comparator Logic blocks.

System Control Unit (SCU)

SCU_LCLCON1

LCL CPU1 and CPU3 Control Register

(0138_H)

Reset Value: Table 40

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
1							0								0
rw							r								r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1							0								0
rw							r								r

Field	Bits	Type	Description
0	0, 14:1, 16, 30:17	r	Reserved in this product Reserved
1	15, 31	rw	Reserved in this product Reserved

Table 40 Reset Values of SCU_LCLCON1

Reset Type	Reset Value	Note
Cold PowerOn Reset	0000 0000 _H	

LCL Test Register

Provides the capability for software to inject a fault condition into the comparators of each Lockstep Comparator Logic block. The implementation should generate a single cycle fault each time the bit is written with '1'.

SCU_LCLTEST

LCL Test Register

(013C_H)System Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0			0	0	0	0	PLCLT 1	PLCLT 0
							r			r	r	r	r	w	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							0			0	0	0	0	LCLT1	LCLT0
							r			r	r	r	r	w	w

Field	Bits	Type	Description
LCLT0	0	w	LCL0 Lockstep Test Fault injection for LCL0. Reads as zero. 0 _B No action 1 _B Inject single fault in LCL0

System Control Unit (SCU)

Field	Bits	Type	Description
LCLT1	1	w	LCL1 Lockstep Test Fault injection for LCL1. Reads as zero. 0 _B No action 1 _B Inject single fault in LCL1
PLCLT0	16	w	PFI0 Lockstep Test Fault injection for PFI0 lockstep. Reads as zero. 0 _B No action 1 _B Inject single fault in PFI0 lockstep
PLCLT1	17	w	PFI1 Lockstep Test Fault injection for PFI1 lockstep. Reads as zero. 0 _B No action 1 _B Inject single fault in PFI1 lockstep
0	2, 3, 4, 5, 15:6, 18, 19, 20, 21, 31:22	r	Reserved in this product will be read as 0 , should be written as 0

Logic BIST Control 2 Register

SCU_LBISTCTRL2

Logic BIST Control 2 Register

(016C_H)Reset Value: [Table 41](#)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0				LENGTH											
r				rwh											

Field	Bits	Type	Description
LENGTH	11:0	rwh	LBIST Maximum Scan-Chain Length This field defines the number of shift-cycles for each LBIST scan-load. It will be automatically loaded with the product-specific value, stored in Flash config-sector during startup-software execution.
0	31:12	r	Reserved Read as 0; should be written with 0.

System Control Unit (SCU)

Table 41 Reset Values of SCU_LBISTCTRL2

Reset Type	Reset Value	Note
System Reset	0000 0000 _H	
CFS Value	0000 003C _H	

Overlay Enable Register

SCU_OVCENABLE

Overlay Enable Register

(01E0_H)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
							r								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					0					0	0	0	0	OVEN1	OVEN0
					r					rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
OVEN0	0	rw	Overlay Enable 0 0 _B OVC is disabled on CPU0. All Overlay redirections are disabled regardless of the state of OVC0_RABRy.OVEN. 1 _B OVC is enabled on CPU0.
OVEN1	1	rw	Overlay Enable 1 (If product has CPU1) 0 _B OVC is disabled on CPU1. All Overlay redirections are disabled regardless of the state of OVC1_RABRy.OVEN. 1 _B OVC is enabled on CPU1.
0	2, 3, 4, 5	rw	Reserved in this Product will be read as 0 , should be written as 0
0	31:6	r	Reserved Read/write 0.

System Control Unit (SCU)

Overlay Control Register

SCU_OVCCON

Overlay Control Register

(01E4_H)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0						POVC ONF	OVCO NF	0					DCINV AL	OVSTP	OVSTR T
r						w	rw	r					w	w	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0										0	0	0	0	CSEL1	CSEL0
r										r	r	r	r	w	w

Field	Bits	Type	Description
CSEL0	0	w	CPU Select 0 Return 0 if read. 0 _B CPU0 not affected, 1 _B Action selected by OVSTRT, OVSTP, DCINVAL bits, set by the same register write access, is applied to CPU0.
CSEL1	1	w	CPU Select 1 (If product has CPU1) Return 0 if read. 0 _B CPU1 not affected, 1 _B Action selected by OVSTRT, OVSTP, DCINVAL bits, set by the same register write access, is applied to CPU1.
OVSTRT	16	w	Overlay Start CPUs which are not selected are not affected. No action is taken if OVSTP is also set. Return 0 if read. 0 _B No action 1 _B For each CPU selected with CSEL, all the blocks selected with OVCx_OSEL will be activated. In the selected CPUs all the blocks deselected with OVCx_OSEL will be deactivated.
OVSTP	17	w	Overlay Stop CPUs which are not selected are not affected No action is taken if OVSTRT is also set. Return 0 if read. 0 _B No action 1 _B For CPUs selected with CSEL, all the overlay blocks are deactivated. OVCx_RABRy.OVEN bits are cleared.
DCINVAL	18	w	Data Cache Invalidate No function in devices without data cache in CPU. Data Cache is affected only in the CPUs selected with CSEL. Return 0 if read. 0 _B No action 1 _B Data Cache Lines in DMI are invalidated ¹⁾

System Control Unit (SCU)

Field	Bits	Type	Description
OVCONF	24	rw	Overlay Configured Overlay configured status bit This bit may be used as handshake bit between a debug device (via JTAG interface and Cerberus) and CPU(s). 0 _B Overlay is not configured or it has been already started 1 _B Overlay block control registers are configured and ready for overlay start
POVCONF	25	w	Write Protection for OVCONF This bit enables OVCONF write during OVCCON write. Return 0 if read. 0 _B OVCONF remains unchanged. 1 _B OVCONF can be changed with write access to register OVCCON
0	2, 3, 4, 5, 15:6, 23:19, 31:26	r	Reserved in this Product Return 0 if read.

- 1) Dirty (modified) cache lines are not effected by this operation. If data cache contains modified data, it is not invalidated, and has to be written-back and invalidated by the user. Therefore, it is highly recommended to either: access overlaid data in read-only mode, or use only non-cached access.

Reset Status Register

SCU_RSTSTAT

Reset Status Register

(0050_H)Reset Value: [Table 42](#)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
0	LBTER M	LBPO RST	STBYR	HSMA	HSMS	SWD	EVR33	EVRC	R22	R21	CB3	CB1	CB0	0	PORS T	
r	rh	rh	rh	rh	rh	rh	rh	rh	rX	rX	rh	rh	rh	r	rh	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0					0	0	0	0	STM1	STM0	SW	SMU	0	ESR1	ESR0	
		r				r	r	r	r	rh	rh	rh	rh	r	rh	rh

Field	Bits	Type	Description
ESR0	0	rh	Reset Request Trigger Reset Status for ESR0 0 _B The last reset was not requested by this reset trigger 1 _B The last reset was requested by this reset trigger
ESR1	1	rh	Reset Request Trigger Reset Status for ESR1 0 _B The last reset was not requested by this reset trigger 1 _B The last reset was requested by this reset trigger

System Control Unit (SCU)

Field	Bits	Type	Description
SMU	3	rh	Reset Request Trigger Reset Status for SMU (See SMU section for SMU trigger sources, including Watchdog Timers) 0 _B The last reset was not requested by this reset trigger 1 _B The last reset was requested by this reset trigger
SW	4	rh	Reset Request Trigger Reset Status for SW 0 _B The last reset was not requested by this reset trigger 1 _B The last reset was requested by this reset trigger
STM0	5	rh	Reset Request Trigger Reset Status for STM0 Compare Match 0 _B The last reset was not requested by this reset trigger 1 _B The last reset was requested by this reset trigger
STM1	6	rh	Reset Request Trigger Reset Status for STM1 Compare Match (If Product has STM1) 0 _B The last reset was not requested by this reset trigger 1 _B The last reset was requested by this reset trigger
PORST	16	rh	Reset Request Trigger Reset Status for PORST This bit is also set if the bits CB0, CB1, and CB3 are set in parallel. 0 _B This reset trigger has not occurred since the last clear (by RSTCON2.CLRC) 1 _B This reset trigger has occurred since the last clear (by RSTCON2.CLRC)
CB0	18	rh	Reset Request Trigger Reset Status for Cerberus System Reset 0 _B The last reset was not requested by this reset trigger 1 _B The last reset was requested by this reset trigger
CB1	19	rh	Reset Request Trigger Reset Status for Cerberus Debug Reset 0 _B The last reset was not requested by this reset trigger 1 _B The last reset was requested by this reset trigger
CB3	20	rh	Reset Request Trigger Reset Status for Cerberus Application Reset 0 _B The last reset was not requested by this reset trigger 1 _B The last reset was requested by this reset trigger
R21	21	rX	Reserved - 0 Read as 0; should be written with 0.
R22	22	rX	Reserved - 0 Read as 0; should be written with 0.
EVRC	23	rh	Reset Request Trigger Reset Status for EVRC 0 _B This reset trigger has not occurred since the last clear (by RSTCON2.CLRC) 1 _B This reset trigger has occurred since the last clear (by RSTCON2.CLRC)
EVR33	24	rh	Reset Request Trigger Reset Status for EVR33 0 _B This reset trigger has not occurred since the last clear (by RSTCON2.CLRC) 1 _B This reset trigger has occurred since the last clear (by RSTCON2.CLRC)

System Control Unit (SCU)

Field	Bits	Type	Description
SWD	25	rh	Reset Request Trigger Reset Status for Supply Watchdog (SWD) The Supply Watchdog trigger is described in Power Management Controller “Supply Monitoring” chapter 0 _B This reset trigger has not occurred since the last clear (by RSTCON2.CLRC) 1 _B This reset trigger has occurred since the last clear (by RSTCON2.CLRC)
HSMS	26	rh	Reset Request Trigger Reset Status for HSM System Reset (HSM S) 0 _B The last reset was not requested by this reset trigger 1 _B The last reset was requested by this reset trigger
HSMA	27	rh	Reset Request Trigger Reset Status for HSM Application Reset (HSM A) 0 _B The last reset was not requested by this reset trigger 1 _B The last reset was requested by this reset trigger
STBYR	28	rh	Reset Request Trigger Reset Status for Standby Regulator Watchdog (STBYR) 0 _B This reset trigger has not occurred since the last clear (by RSTCON2.CLRC) 1 _B This reset trigger has occurred since the last clear (by RSTCON2.CLRC)
LBPORST	29	rh	LBIST termination due to PORST This bitfield indicates if the LBIST was early terminated due to the occurrence of a Power On Reset. If the status of this bitfield is 0, the application must still check the LBTERM to check if the LBIST was terminated properly. This bitfield is cleared when the RSTCON2.CLRC is set. 0 _B LBIST was not terminated early due to a Power On Reset 1 _B LBIST early termination due to the occurrence of Power On Reset
LBTERM	30	rh	LBIST was properly terminated This bitfield indicates if the LBIST was terminated properly. This bitfield is cleared when the RSTCON2.CLRC is set. 0 _B LBIST was not terminated properly 1 _B LBIST was terminated properly
0	2, 7, 8, 9, 10, 15:11, 17, 31	r	Reserved Read as 0; should be written with 0.

System Control Unit (SCU)

Table 42 Reset Values of **SCU_RSTSTAT**

Reset Type	Reset Value	Note
Cold PowerOn Reset	0XX1 0000 _H	RSTSTAT
Cold PowerOn Reset	1001 0000 _H	RSTSTAT (Triggered by LVD Reset)

Reset Configuration Register

SCU_RSTCON

Reset Configuration Register

(0058_H)Reset Value: **Table 43**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0										0	0	0			
rw										rw	rw	rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0		STM1		STM0		SW		SMU		0		ESR1		ESR0	
rw		rw		rw		rw		rw		rw		rw		rw	

Field	Bits	Type	Description
ESR0	1:0	rw	ESR0 Reset Request Trigger Reset Configuration This bit field defines which reset is generated by a reset request trigger from ESR0 reset. 00 _B No reset is generated for a trigger of ESR0 01 _B A System Reset is generated for a trigger of ESR0 reset 10 _B An Application Reset is generated for a trigger of ESR0 reset 11 _B Reserved, do not use this combination
ESR1	3:2	rw	ESR1 Reset Request Trigger Reset Configuration This bit field defines which reset is generated by a reset request trigger from ESR1 reset. 00 _B No reset is generated for a trigger of ESR1 01 _B A System Reset is generated for a trigger of ESR1 reset 10 _B An Application Reset is generated for a trigger of ESR1 reset 11 _B Reserved, do not use this combination
SMU	7:6	rw	SMU Reset Request Trigger Reset Configuration This bit field defines which reset is generated by a reset request trigger from SMU reset. 00 _B No reset is generated for a trigger of SMU 01 _B A System Reset is generated for a trigger of SMU reset 10 _B An Application Reset is generated for a trigger of SMU reset 11 _B Reserved, do not use this combination

System Control Unit (SCU)

Field	Bits	Type	Description
SW	9:8	rw	SW Reset Request Trigger Reset Configuration This bit field defines which reset is generated by a reset request trigger from software reset. 00 _B No reset is generated for a trigger of software reset 01 _B A System Reset is generated for a trigger of Software reset 10 _B An Application Reset is generated for a trigger of Software reset 11 _B Reserved, do not use this combination
STM0	11:10	rw	STM0 Reset Request Trigger Reset Configuration This bit field defines which reset is generated by a reset request trigger from STM0 compare match reset. 00 _B No reset is generated for an STM0 trigger 01 _B A System Reset is generated for a trigger of STM0 reset 10 _B An Application Reset is generated for a trigger of STM0 reset 11 _B Reserved, do not use this combination
STM1	13:12	rw	STM1 Reset Request Trigger Reset Configuration (If Product has STM1) This bit field defines which reset is generated by a reset request trigger from STM1 compare match reset. 00 _B No reset is generated for a trigger of STM1 01 _B A System Reset is generated for a trigger of STM1 reset 10 _B An Application Reset is generated for a trigger of STM1 reset 11 _B Reserved, do not use this combination
0	5:4, 15:14, 17:16, 19:18, 21:20, 31:22	rw	Reserved Should be written with 0.

Table 43 Reset Values of **SCU_RSTCON**

Reset Type	Reset Value	Note
PowerOn Reset	0000 0282 _H	RSTCON

Application Reset Disable Register

SCU_ARSTDIS

Application Reset Disable Register

(005C_H)PowerOn Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0								0	0	0	0	0	STM1 DIS	STM0 DIS	
r								rw	rw	rw	rw	rw	rw	rw	

System Control Unit (SCU)

Field	Bits	Type	Description
STM0DIS	0	rw	STM0 Disable Reset This bit field defines if an Application Reset leads to an reset for the STM0. 0 _B An Application Reset resets the STM0 1 _B An Application Reset has no effect for the STM0
STM1DIS	1	rw	STM1 Disable Reset This bit field defines if an Application Reset leads to an reset for the STM1. 0 _B An Application Reset resets the STM1 1 _B An Application Reset has no effect for the STM1
0	2, 3, 4, 5, 7:6	rw	Reserved Should be written with 0.
0	31:8	r	Reserved Read as 0; should be written with 0.

Trap Disable Register 1

SCU_TRAPDIS1

Trap Disable Register 1

(0120_H)Application Reset Value: 0000 FFFF_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1				CPU5xT				1				CPU4xT			
r				rw				r				rw			

Field	Bits	Type	Description
CPU4xT	3:0	rw	Reserved in this product
CPU5xT	11:8	rw	Reserved in this product
1	7:4, 15:12	r	Reserved Must only be written with one. Read as one.
0	31:16	r	Reserved Read as zero

System Control Unit (SCU)

Trap Disable Register 0

SCU_TRAPDIS0

Trap Disable Register 0

(0130_H)Application Reset Value: FFFF FFFF_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
1				CPU3xT				1				CPU2xT			
r				rw				r				rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1				CPU1S MUT	CPU1T RAP2T	CPU1E SR1T	CPU1E SR0T	1				CPU0S MUT	CPU0T RAP2T	CPU0E SR1T	CPU0E SR0T
r				rw	rw	rw	rw	r				rw	rw	rw	rw

Field	Bits	Type	Description
CPU0ESR0T	0	rw	Disable Trap Request ESR0T on CPU0 0 _B A CPU0 trap request can be generated for this source 1 _B No trap request can be generated for this source
CPU0ESR1T	1	rw	Disable Trap Request ESR1T on CPU0 0 _B A CPU0 trap request can be generated for this source 1 _B No trap request can be generated for this source
CPU0TRAP2T	2	rw	Disable Trap Request TRAP2T on CPU0 0 _B A CPU0 trap request can be generated for this source 1 _B No trap request can be generated for this source
CPU0SMUT	3	rw	Disable Trap Request SMUT on CPU0 0 _B A CPU0 trap request can be generated for this source 1 _B No trap request can be generated for this source
CPU1ESR0T	8	rw	Disable Trap Request ESR0T on CPU1 (If product has CPU1) 0 _B A CPU1 trap request can be generated for this source 1 _B No trap request can be generated for this source
CPU1ESR1T	9	rw	Disable Trap Request ESR1T on CPU1 (If product has CPU1) 0 _B A CPU1 trap request can be generated for this source 1 _B No trap request can be generated for this source
CPU1TRAP2T	10	rw	Disable Trap Request TRAP2T on CPU1 (If product has CPU1) 0 _B A CPU1 trap request can be generated for this source 1 _B No trap request can be generated for this source
CPU1SMUT	11	rw	Disable Trap Request SMUT on CPU1 (If product has CPU1) 0 _B A CPU1 trap request can be generated for this source 1 _B No trap request can be generated for this source
CPU2xT	19:16	rw	Reserved in this product
CPU3xT	27:24	rw	Reserved in this product
1	7:4, 15:12, 23:20, 31:28	r	Reserved Must only be written with one. Read as one.

System Control Unit (SCU)

9.4 Connectivity

Table 44 Connections of SCU

Interface Signals	connects		Description
SCU:CBS_ENDINIT_DIS	from	CBS:ocds_oc(3)	Watchdog ENDINIT disable from Cerberus
SCU:CBS_WDT_SUSP	from	CBS:ocds_wdtsus	Watchdog suspend from Cerberus
SCU:EMGSTOP_PORT_A	from	SMU:FSPSCU	Emergency stop Port Pin A input request
SCU:EMGSTOP_PORT_B	from	P21.2:IN	Emergency stop Port Pin B input request
SCU:ESR0_PORT_IN	from	TC33xEXT:ESR0	ESR0 Port Pin input - can be used to trigger a reset or an NMI
SCU:ESR1_PORT_IN	from	TC33xEXT:ESR1	ESR1 Port Pin input - can be used to trigger a reset or an NMI
SCU:E_IOUT(0)	to	RIF0:RAMP1C EVADC:G0REQTRH	ERU IOUTn output (MSB is IOUT7 and LSB is IOUT0)
SCU:E_IOUT(1)	to	EVADC:G1REQTRH	ERU IOUTn output (MSB is IOUT7 and LSB is IOUT0)
SCU:E_IOUT(2)	to	EVADC:G2REQTRH	ERU IOUTn output (MSB is IOUT7 and LSB is IOUT0)
SCU:E_IOUT(3:2)	to	CAN0:ttc_ectt(4:3)	ERU IOUTn output (MSB is IOUT7 and LSB is IOUT0)
SCU:E_IOUT(3)	to	EVADC:G3REQTRH	ERU IOUTn output (MSB is IOUT7 and LSB is IOUT0)
SCU:E_IOUT(4)	to	CAN0:ttc_ltrc_trig(4) EVADC:G4REQTRH	ERU IOUTn output (MSB is IOUT7 and LSB is IOUT0)
SCU:E_IOUT(5)	to	EVADC:G5REQTRH	ERU IOUTn output (MSB is IOUT7 and LSB is IOUT0)
SCU:E_PDOUT(0)	to	CCU60:CTRAPD CCU60:T12HRH EVADC:G0REQGTM	ERU PDOUTn output (MSB is PDOUT7 and LSB is PDOUT0)
SCU:E_PDOUT(1)	to	CCU61:CTRAPD CCU61:T12HRH EVADC:G1REQGTM	ERU PDOUTn output (MSB is PDOUT7 and LSB is PDOUT0)
SCU:E_PDOUT(2)	to	EVADC:G2REQGTM	ERU PDOUTn output (MSB is PDOUT7 and LSB is PDOUT0)
SCU:E_PDOUT(3)	to	EVADC:G3REQGTM	ERU PDOUTn output (MSB is PDOUT7 and LSB is PDOUT0)
SCU:E_PDOUT(4)	to	CCU60:CC62IND GPT120:T3INC EVADC:G4REQGTM	ERU PDOUTn output (MSB is PDOUT7 and LSB is PDOUT0)
SCU:E_PDOUT(5)	to	CCU61:CC62IND EVADC:G5REQGTM	ERU PDOUTn output (MSB is PDOUT7 and LSB is PDOUT0)

System Control Unit (SCU)

Table 44 Connections of SCU (cont'd)

Interface Signals	connects		Description
SCU:E_PDOUT(6)	to	GPT120:CAPINB	ERU PDOUTn output (MSB is PDOUT7 and LSB is PDOUT0)
SCU:E_REQ0(0)	from	P15.4:IN	ERU Channel 0 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ0(1)	from	CCU60:COOUT60	ERU Channel 0 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ0(2)	from	P10.7:IN	ERU Channel 0 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ1(0)	from	P14.3:IN	ERU Channel 1 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ1(1)	from	CCU61:COOUT60	ERU Channel 1 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ1(2)	from	P10.8:IN	ERU Channel 1 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ1(3)	from	STM0:STMIR(0)	ERU Channel 1 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ2(0)	from	P10.2:IN	ERU Channel 2 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ2(1)	from	P02.1:IN	ERU Channel 2 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ2(2)	from	P00.4:IN	ERU Channel 2 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ3(0)	from	P10.3:IN	ERU Channel 3 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ3(1)	from	P14.1:IN	ERU Channel 3 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ3(2)	from	P02.0:IN	ERU Channel 3 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ3(3)	from	STM1:STMIR(0)	ERU Channel 3 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ4(0)	from	P33.7:IN	ERU Channel 4 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ4(2)	from	GPT120:T3OUT	ERU Channel 4 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ4(3)	from	P15.5:IN	ERU Channel 4 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ5(0)	from	P15.8:IN	ERU Channel 5 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ5(2)	from	GPT120:T6OUT	ERU Channel 5 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ6(0)	from	P20.0:IN	ERU Channel 6 input X; x=0-5, where 0 is input A and 5 is input F.

System Control Unit (SCU)

Table 44 Connections of SCU (cont'd)

Interface Signals	connects		Description
SCU:E_REQ6(1)	from	TC33xEXT:ESR0	ERU Channel 6 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ6(3)	from	P11.10:IN	ERU Channel 6 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ7(0)	from	P20.9:IN	ERU Channel 7 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ7(1)	from	TC33xEXT:ESR1	ERU Channel 7 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ7(2)	from	P15.1:IN	ERU Channel 7 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:RST_REQ_STM(10)	from	HSM:SYSRST	Reset request from STMn (MSB is STM5 and LSB is STM0)
SCU:RST_REQ_STM(11)	from	HSM:APPRST	Reset request from STMn (MSB is STM5 and LSB is STM0)
SCU:SMU_EMGSTP_REQ	from	SMU:EMERGENCYSTOPREQ	Emergency stop request from SMU
SCU:SMU_TRAP_REQ	from	SMU:NMIREQ	TRAP request from the SMU
SCU:TRAP_CPU(0)	to	cpu_pfi_pfrwb_0:tc162p_nmi_trap	TRAP output to CPU _n (MSB is CPU5 and LSB is CPU0)
SCU:TRAP_CPU(1)	to	cpu_1:tc162p_nmi_trap	TRAP output to CPU _n (MSB is CPU5 and LSB is CPU0)
SCU:ERU_INT(3:0)	to	INT:scu.ERU_INT(3:0)	SCU ERU Service Request x

9.5 Revision History

The following table contains the revision history of the SCU that is relevant for the TC33xEXT device. For a complete revision history please address the family user manual.

This section only includes entries, respective to the Clock System, that are related to register updates. For a complete Clock System revision history please address the family user manual.

Table 45 Revision History

Reference	Change to Previous Version	Comment
V2.1.21		
	Initial version for TC33x.	
V2.1.22		
Page 15	Cold PORST reset value changed from 1xx10000 to 0xx10000 in RSTSTAT register.	
Page 15	Additional cold_power_on_reset value “LVD Reset” added to RSTSTAT register.	
Page 10	LBISTCTRL0: System Reset value set to “Internal”. Added note to CFS Value in reset table: “Value installed after System and Power-On Reset.”	
Page 10	LCLCON0 and LCLCON1: Cold PORST reset table values updated/corrected.	

System Control Unit (SCU)
Table 45 **Revision History** (cont'd)

Reference	Change to Previous Version	Comment
Page 24	Revision History cleanup and update.	
V2.1.23		
Page 1	LBISTCTRL register configuration corrected.	
Page 2, Page 10	LBISTCTRL2 added at specific registers section.	
V2.1.24		
Page 10	Updated Cold PowerOn Reset Value of LCLCONx.	
V2.1.25		
	No functional changes.	
V2.1.26		
	No functional changes.	
V2.1.27		
	No functional changes.	

10 Clocking System

Device specific information about the clocking system is contained in the SCU chapter as both modules share a common bus interface.

11 Power Management System (PMS)

This chapter describes the Power Management System (PMS) Module of the TC33xEXT.

11.1 TC33xEXT Specific IP Configuration

Table 46 TC33xEXT specific configuration of PMS

Parameter	PMS
CFS value for the PMSWCR4 register	02000020 _H

Power Management System (PMS)

11.2 TC33xEXT Specific Register Set

The PMS related SCU registers are specified in the SCU section of this appendix.

Table 47 Register Address Space - PMS

Module	Base Address	End Address	Note
(PMS)	F0240000 _H	F0241FFF _H	
PMS	F0248000 _H	F02481FF _H	FPI slave interface

Table 48 Register Overview - PMS (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
PMS_ID	Identification Register	0008 _H	U,SV	BE	Application Reset	See Family Spec
PMS_EVRSTAT	EVR Status Register	002C _H	U,SV	BE	See Family Spec	See Family Spec
PMS_EVRADCSTAT	EVR Primary ADC Status Register	0034 _H	U,SV	BE	LVD Reset	See Family Spec
PMS_EVRRSTCON	EVR Reset Control Register	003C _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRRSTSTAT	EVR Reset Status Register	0044 _H	U,SV	BE	See Family Spec	See Family Spec
PMS_EVRTRIM	EVR Trim Control Register	004C _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRTRIMSTAT	EVR Trim Status Register	0050 _H	U,SV	BE	See Family Spec	See Family Spec
PMS_EVRMONSTAT1	EVR Secondary ADC Status Register 1	0060 _H	U,SV	BE	See Family Spec	See Family Spec
PMS_EVRMONSTAT2	EVR Secondary ADC Status Register 2	0064 _H	U,SV	BE	See Family Spec	See Family Spec
PMS_EVRMONCTRL	EVR Secondary Monitor Control Register	0068 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRMONFILTER	EVR Secondary Monitor Filter Register	0070 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec

Power Management System (PMS)

Table 48 Register Overview - PMS (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
PMS_PMSIEN	PMS Interrupt Enable Register	0074 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRUVMON	EVR Secondary Under-voltage Monitor Register	0078 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVROVMON	EVR Secondary Over-voltage Monitor Register	007C _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRUVMON 2	EVR Secondary Under-voltage Monitor Register 2	0080 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVROVMON 2	EVR Secondary Over-voltage Monitor Register 2	0084 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_HSMUVMON	EVR Primary HSM Under-voltage Monitor Register	0088 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_HSMOVMON	EVR Primary HSM Over-voltage Monitor Register	008C _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVR33CON	EVR33 Control Register	0090 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVROSCCT RL	EVR Oscillator Control Register	00A0 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_PMSWCR0	Standby and Wake-up Control Register 0	00B4 _H	U,SV	SV,SE,P	LVD Reset	See Family Spec
PMS_PMSWCR2	Standby and Wake-up Control Register 2	00B8 _H	U,SV	SV,SE,P	LVD Reset	See Family Spec
PMS_PMSWCR3	Standby and Wake-up Control Register 3	00C0 _H	U,SV	SV,SE,P	LVD Reset	See Family Spec
PMS_PMSWCR4	Standby and Wake-up Control Register 4	00C4 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_PMSWCR5	Standby and Wake-up Control Register 5	00C8 _H	U,SV	SV,SE,P	LVD Reset	See Family Spec

Power Management System (PMS)

Table 48 Register Overview - PMS (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
PMS_PMSWSTAT	Standby and Wake-up Status Register	00D4 _H	U,SV	BE	LVD Reset	See Family Spec
PMS_PMSWSTAT 2	Standby and Wake-up Status Register 2	00D8 _H	U,SV	BE	LVD Reset	See Family Spec
PMS_PMSWUTC NT	Standby WUT Counter Register	00DC _H	U,SV	BE	LVD Reset	See Family Spec
PMS_PMSWSTAT CLR	Standby and Wake-up Status Clear Register	00E8 _H	U,SV	SV,SE,P	LVD Reset	See Family Spec
PMS_EVRSDSTAT 0	EVR SD Status Register 0	00FC _H	U,SV	BE	See Family Spec	See Family Spec
PMS_EVRSDCTRL 0	EVRC SD Control Register 0	0108 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCTRL 1	EVRC SD Control Register 1	010C _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCTRL 2	EVRC SD Control Register 2	0110 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCTRL 3	EVRC SD Control Register 3	0114 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCTRL 4	EVRC SD Control Register 4	0118 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCTRL 5	EVRC SD Control Register 5	011C _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCTRL 6	EVRC SD Control Register 6	0120 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCTRL 7	EVRC SD Control Register 7	0124 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCTRL 8	EVRC SD Control Register 8	0128 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec

Power Management System (PMS)

Table 48 Register Overview - PMS (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
PMS_EVRSDCTRL 9	EVRC SD Control Register 9	012C _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCTRL 10	EVRC SD Control Register 10	0130 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCTRL 11	EVRC SD Control Register 11	0134 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCOE FF0	EVRC SD Coefficient Register 0	0148 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCOE FF1	EVRC SD Coefficient Register 1	014C _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCOE FF2	EVRC SD Coefficient Register 2	0150 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCOE FF3	EVRC SD Coefficient Register 3	0154 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCOE FF4	EVRC SD Coefficient Register 4	0158 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCOE FF5	EVRC SD Coefficient Register 5	015C _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCOE FF6	EVRC SD Coefficient Register 6	0160 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCOE FF7	EVRC SD Coefficient Register 7	0164 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCOE FF8	EVRC SD Coefficient Register 8	0168 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCOE FF9	EVRC SD Coefficient Register 9	016C _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_AG2i_STDB Y (i=0-1)	Alarm Status Register	0188 _H +i* 4	U,SV	SV,SE,P	LVD Reset	See Family Spec

Power Management System (PMS)

Table 48 Register Overview - PMS (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
PMS_MONBISTSTAT	SMU_stdby BIST Status Register	0190 _H	U,SV	BE	See Family Spec	See Family Spec
PMS_MONBISTCTRL	SMU_stdby BIST Control Register	0198 _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_CMD_STDBY	SMU_stdby Command Register	019C _H	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_AG2iFSP_STDBY (i=0-1)	SMU_stdby FSP Configuration Register	01A4 _H +i*4	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_DTSSTAT	Die Temperature Sensor Status Register	01C0 _H	U,SV	BE	See Family Spec	See Family Spec
PMS_DTSLIM	Die Temperature Sensor Limit Register	01C8 _H	U,SV	U,SV,P	See Family Spec	See Family Spec
PMS_OTSS	OCDS Trigger Set Select Register	01E0 _H	U,SV	U,SV,P	See Family Spec	See Family Spec
PMS_OTSC0	OCDS Trigger Set Control 0 Register	01E4 _H	U,SV	U,SV,P	See Family Spec	See Family Spec
PMS_OTSC1	OCDS Trigger Set Control 1 Register	01E8 _H	U,SV	U,SV,P	See Family Spec	See Family Spec
PMS_ACCEN1	Access Enable Register 1	01F8 _H	U,SV	SV,SE,32	Application Reset	See Family Spec
PMS_ACCEN0	Access Enable Register 0	01FC _H	U,SV	SV,SE,32	Application Reset	See Family Spec

Power Management System (PMS)

11.3 TC33xEXT Specific Registers

11.3.1 FPI slave interface

11.4 Connectivity

Table 49 Connections of PMS

Interface Signals	connects		Description
PMS:DCDCSYNCO	to	P32.4:HWOUT(0) P32.4:ALT(2)	DC-DC synchronization output
PMS:ESR0PORST	to	TC33xEXT:ESR0	ESR0 control output during PORST activation
PMS:ESR0WKP	from	TC33xEXT:ESR0	ESR0 pin input
PMS:ESR1WKP	from	TC33xEXT:ESR1	ESR1 pin input
PMS:HWCFG1IN	from	TC33xEXT:P14.5	HWCFG1 pin input
PMS:HWCFG2IN	from	TC33xEXT:P14.2	HWCFG2 pin input
PMS:HWCFG4IN	from	TC33xEXT:P10.5	HWCFG4 pin input
PMS:HWCFG5IN	from	TC33xEXT:P10.6	HWCFG5 pin input
PMS:HWCFG6IN	from	TC33xEXT:P14.4	HWCFG6 pin input
PMS:PINAWKP	from	TC33xEXT:P14.1	PINA (P14.1) pin input
PMS:PINBWKP	from	TC33xEXT:P33.12	PINB (P33.12) pin input
PMS:PORSTIN	from	TC33xEXT:PORST	PORST pin input
PMS:PORSTOUT	to	TC33xEXT:PORST	PORST pin output
PMS:TESTMODEIN	from	TC33xEXT:P20.2	TESTMODE pin input
PMS:VDDMLVL	to	converter_0:converter_low_supp	VDDM monitor signal to Converter
PMS:VGATE1N	to	TC33xEXT:CTRL1V3N TC33xEXT:CTRL1V3N	DCDC N ch. MOSFET gate driver output
PMS:VGATE1P	to	TC33xEXT:CTRL1V3P TC33xEXT:CTRL1V3P	DCDC P ch. MOSFET gate driver output

11.5 Revision History

Table 50 Revision History

Reference	Change to Previous Version	Comment
V2.2.28		
	Initial version for TC33X	
V2.2.29		
–	No functional changes.	
V2.2.30		
Page 2	Register “PMS_EVR33CON” now visible to the customer.	
V2.2.31		

Power Management System (PMS)**Table 50** **Revision History** (cont'd)

Reference	Change to Previous Version	Comment
–	No functional changes.	
V2.2.32		
	No functional changes.	
V2.2.33		
–	No functional changes.	
V2.2.34		
–	No functional changes.	

12 Power Management System for Low-End (PMSLE)

This device doesn't contain a PMSLE module.

Memory Test Unit (MTU)

13 Memory Test Unit (MTU)

For the generic description of the Memory Test Unit (MTU) and the SRAM Support Hardware (SSH), please refer to the platform chapter.

13.1 TC33xEXT Specific IP Configuration

There is no device specific IP configuration. MTU+SSH is generic across all derivatives in the platforms. Only the SSH instances vary.

13.2 Handling of Large DSPR SRAMs

On this device, the CPU0 and CPU1 have large DSPR SRAMs. Therefore, there are two SSHs to support these SRAMs. These are named as CPUxDMEM and CPUxDMEM1 (x=0,1).

Logically, these 2 SSHs behave as separate SSHs, with their own MEMTEST_EN bits, Alarms to the SMU, error status flags etc. However special handling is required to enter test mode for these SSHs.

When running a Non-Destructive-test, only one of the DMEM SSHs shall be enabled at a time. This is because the ECC encoder and decoder are shared between the two SSHs.

However, as long as destructive tests or SSH register accesses are to be performed, then both SSHs can be enabled together.

Please note that when one of the DMEM SSH is enabled, the complete DSPR+DCACHE is unavailable for functional access. This is due to internal interleaving of the logical address space.

Although the DCACHE is also split equally between the two SRAMs, the entire cache has to be mapped at once to the system address map. Hence only a single bit is provided in the MTU_MEMMAP register for the entire DMEM.

The partial-erase (i.e. erasing the Cache area; refer the family spec) is triggered separately when each MEMTEST_EN bit is set.

The MEMMAP bit triggers the partial erase in both SSHs at the same time.

If both the SSHs are enabled / disabled at the same time, the software should check either the bits in the MTU_MEMSTAT register, or ensure that the EN bits for both the SSHs are set / cleared in the MEMTEST registers to ensure that the partial-erase has completed.

Memory Test Unit (MTU)

13.3 TC33xEXT Specific Register Set

Register Address Space Table

Table 51 Register Address Space - MTU

Module	Base Address	End Address	Note
MTU	F0060000 _H	F006FFFF _H	FPI slave interface

Register Overview Table

Table 52 Register Overview - MTU (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
MTU_CLC	Clock Control Register	0000 _H	U,SV	SV,E,P	Application Reset	See Family Spec
MTU_ID	Identification Register	0008 _H	U,SV	BE	Application Reset	See Family Spec
MTU_MEMTESTi (i=0-2)	Memory MBIST Enable Register i	0010 _H +i*4	U,SV	SV,SE,P	Application Reset	3
MTU_MEMMAP	Memory Mapping Enable Register	001C _H	U,SV	SV,SE,P	Application Reset	8
MTU_MEMSTATi (i=0-2)	Memory Status Register i	0038 _H +i*4	U,SV	BE	Application Reset	10
MTU_MEMDONEi (i=0-2)	Memory Test Done Status Register i	0050 _H +i*4	U,SV	BE	Application Reset	13
MTU_MEMFDAi (i=0-2)	Memory Test FDA Status Register i	0060 _H +i*4	U,SV	BE	Application Reset	17
MTU_ACCEN1	Access Enable Register 1	00F8 _H	U,SV	BE	Application Reset	See Family Spec
MTU_ACCEN0	Access Enable Register 0	00FC _H	U,SV	SV,SE	Application Reset	See Family Spec
MTU_MCi_CONFI G0 (i=0-95)	Configuration Registers	1000 _H +i*100 _H	U,SV,16	U,SV,P,16	Application Reset	See Family Spec
MTU_MCi_CONFI G1 (i=0-95)	Configuration Register 1	1002 _H +i*100 _H	U,SV,16	U,SV,P,16	Application Reset	See Family Spec

Memory Test Unit (MTU)

Table 52 Register Overview - MTU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
MTU_MCi_MCON TROL (i=0-95)	MBIST Control Register	1004 _H +i* 100 _H	U,SV,16	SV,SE,P,16	Application Reset	See Family Spec
MTU_MCi_MSTA TUS (i=0-95)	Status Register	1006 _H +i* 100 _H	U,SV,16	BE	Application Reset	See Family Spec
MTU_MCi_RANG E (i=0-95)	Range Register, single address mode	1008 _H +i* 100 _H	U,SV,16	U,SV,P,16	Application Reset	See Family Spec
MTU_MCi_REVID (i=0-95)	Revision ID Register	100C _H +i* 100 _H	U,SV,16	BE	Application Reset	See Family Spec
MTU_MCi_ECCS (i=0-95)	ECC Safety Register	100E _H +i* 100 _H	U,SV,16	SV,SE,P,16	Application Reset	See Family Spec
MTU_MCi_ECCD (i=0-95)	Memory ECC Detection Register	1010 _H +i* 100 _H	U,SV,16	SV,P,16	See Family Spec	See Family Spec
MTU_MCi_ETRRx (i=0-95;x=0-4)	Error Tracking Register x	1012 _H +i* 100 _H +x* 2	U,SV,16	BE	PowerOn Reset	See Family Spec
MTU_MCi_RDBFL y (i=0-95;y=0-66)	Read Data and Bit Flip Register y	1060 _H +i* 100 _H +y* 2	U,SV,16	U,SV,P,16	Application Reset	See Family Spec
MTU_MCi_ALMS RCS (i=0-95)	Alarm Sources Configuration Register	10EE _H +i* 100 _H	U,SV,16	SV,SE,P,16	Application Reset	See Family Spec
MTU_MCi_FAULT STS (i=0-95)	SSH Safety Faults Status Register	10F0 _H +i* 100 _H	U,SV,16	SV,SE,P,16	PowerOn Reset	See Family Spec
MTU_MCi_ERRIN FOx (i=0-95;x=0-4)	Error Information Register x	10F2 _H +i* 100 _H +x* 2	U,SV,16	BE	PowerOn Reset	See Family Spec

13.4 TC33xEXT Specific Registers

13.4.1 MEMTEST Implementation

Memory MBIST Enable Register i

The memory test register MEMTEST holds CPU configurable select bits for the various SSH instances. See the product specific appendix for mapping of memory controller numbers.

Memory Test Unit (MTU)

MTU_MEMTEST_i (i=0)

Memory MBIST Enable Register i

(0010_H+i*4)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RES31	RES30	RES29	RES28	RES27	RES26	RES25	RES24	RES23	RES22	RES21	RES20	RES19	RES18	RES17	RES16
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES15	RES14	RES13	RES12	RES11	RES10	CPU1_DLMU_STBY_EN	CPU1_PTAGE_EN	CPU1_PMEM_EN	CPU1_DTAGE_EN	CPU1_DMEM_EN	CPU0_DLMU_STBY_EN	CPU0_PTAGE_EN	CPU0_PMEM_EN	CPU0_DTAGE_EN	CPU0_DMEM_EN
r	r	r	r	r	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh

Field	Bits	Type	Description
CPU0_DMEM_EN	0	rwh	CPU0 DMEM SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled
RES _x (x=10-31)	x	r	Reserved Reserved. Shall be written with zero.
CPU0_DTAGE_EN	1	rwh	CPU0 DTAGE SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled
CPU0_PMEM_EN	2	rwh	CPU0 PMEM SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled
CPU0_PTAGE_EN	3	rwh	CPU0 PTAGE SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled
CPU0_DLMU_STBY_EN	4	rwh	CPU0 STANDBY DLMU SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled
CPU1_DMEM_EN	5	rwh	CPU1 DMEM SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled
CPU1_DTAGE_EN	6	rwh	CPU1 DTAGE SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled
CPU1_PMEM_EN	7	rwh	CPU1 PMEM SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled
CPU1_PTAGE_EN	8	rwh	CPU1 PTAGE SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled

Memory Test Unit (MTU)

Field	Bits	Type	Description
CPU1_DLMU_STBY_EN	9	rwh	CPU1 STANDBY DLMU SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled

MTU_MEMTESTi (i=1)

Memory MBIST Enable Register i

(0010_H+i*4)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RES31	MCAN10_EN	RES29	RES28	RES27	RES26	RES25	RES24	RES23	RES22	RES21	RES20	SPU_CONFIG0_EN	RES18	SPU_BUFFER0_EN	EMEM_XTM_EN
r	rwh	r	r	r	r	r	r	r	r	r	r	rwh	r	rwh	rwh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES15	RES14	RES13	EMEM0_EN	MCDS_EN	RES10	SADMA_EN	R8	RES7	RES6	RES5	RES4	RES3	CPU0_DMEN1_EN	RES1	RES0
r	r	r	rwh	rwh	r	rwh	rwh	r	r	r	r	r	rwh	r	r

Field	Bits	Type	Description
RESx (x=0-1,3-7,10,13-15,18,20-29,31)	x	r	Reserved Reserved. Shall be written with zero.
CPU0_DMEN1_EN	2	rwh	CPU0 DMEN1 SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled ¹⁾ .
R8	8	rwh	Reserved - Res Reserved. Not used in this product. Shall be written with zero.
SADMA_EN	9	rwh	Safety DMA SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled
MCDS_EN	11	rwh	MCDS memory SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled
EMEM0_EN	12	rwh	EMEM0 SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled
EMEM_XTM_EN	16	rwh	EMEM XTM memory SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled
SPU_BUFFER0_EN	17	rwh	SPU BUFFER0 SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled

Memory Test Unit (MTU)

Field	Bits	Type	Description
SPU_CONFIG0_EN	19	rwh	SPU_CONFIG0 memory SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled
MCAN10_EN	30	rwh	MCAN10 memory SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled

1) Please refer to separate section related to handling of the large DMEM on this device.

MTU_MEMTEST_i (i=2)

Memory MBIST Enable Register i

(0010_H+i*4)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RES31	SPU_F FT30_ RAM_ EN	RES29	SPU_F FT20_ RAM_ EN	RES27	SPU_F FT10_ RAM_ EN	RES25	SPU_F FT00_ RAM_ EN	RES23	RES22	HSPD M_RA M_EN	SDMM C_EN	GIGET H_TX_ EN	GIGET H_RX_ EN	RES17	RES16
r	rwh	r	rwh	r	rwh	r	rwh	r	r	rwh	rwh	rwh	rwh	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES15	SCR_R AMINT_ EN	SCR_X RAM_ EN	R12	R11	R10	R9	R8	RES7	RES6	RES5	RES4	RES3	RES2	RES1	RES0
r	rwh	rwh	rwh	rwh	rwh	rwh	rwh	r	r	r	r	r	r	r	r

Field	Bits	Type	Description
RES_x (x=0-7,15-17,22-23,25,27,29,31)	x	r	Reserved Reserved. Shall be written with zero.
R8	8	rwh	Reserved - Res Reserved. Not used in this product. Shall be written with zero.
R9	9	rwh	Reserved - Res Reserved. Not used in this product. Shall be written with zero.
R10	10	rwh	Reserved - Res Reserved. Not used in this product. Shall be written with zero.
R11	11	rwh	Reserved - Res Reserved. Not used in this product. Shall be written with zero.
R12	12	rwh	Reserved - Res Reserved. Not used in this product. Shall be written with zero.

Memory Test Unit (MTU)

Field	Bits	Type	Description
SCR_XRAM_EN	13	rwh	SCR XRAM SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled
SCR_RAMINT_EN	14	rwh	SCR Internal RAM SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled
GIGETH_RX_EN	18	rwh	Gigabit Ethernet RX SSH instance Enable 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
GIGETH_TX_EN	19	rwh	Gigabit Ethernet TX SSH instance Enable 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
SDMMC_EN	20	rwh	SDMMC memory SSH instance Enable 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
HSPDM_RAM_EN	21	rwh	HDSPDM RAM SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled
SPU_FFT00_RAM_EN	24	rwh	SPU FFT00 RAM SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled
SPU_FFT10_RAM_EN	26	rwh	SPU FFT10 RAM SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled
SPU_FFT20_RAM_EN	28	rwh	SPU FFT20 RAM SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled
SPU_FFT30_RAM_EN	30	rwh	SPU FFT30 RAM SSH instance Enable 0 _B SSH instance is disabled 1 _B SSH instance is enabled

Memory Test Unit (MTU)

13.4.2 MEMMAP Implementation

The Memory Mapping Enable register MEMMAP has configurable control bits to select memory-mapped test mode for each CPU memory.

Cache and Scratchpad memories are physically implemented as a single RAM, but this register function assumes two separate logical RAM partitions. In this register additional bits CPUxDCMAP and CPUxPCMAP are defined. These control the Cache partitions of the RAMs for Data Side and Program side respectively. Since cache content and tags of a cache must be simultaneously switched from memory mapped to cache functional mode, the control bits are mirrored and only one bit is writeable for each cache. The bits corresponding to the tag memories of the same cache will always take the same value as that written to the main Cache Memory control bit. This linkage is product specific.

Please note that the MEMMAP register is used only to map the Cache/Tag memories to system address space. These bits have no effect on testing these memories itself. For system address range into which the memories will be mapped, please refer to the memory map chapter.

Memory Mapping Enable Register

The Memory Mapping Enable register MEMMAP has configurable control bits to select memory-mapped test mode. See the Integration Section for mapping of memory controller numbers.

MTU_MEMMAP

Memory Mapping Enable Register								(001C _H)		Application Reset Value: 0000 0000 _H							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
R29			MEM2 8MAP	MEM2 7MAP	MEM2 6MAP	MEM2 5MAP	R24	MEM2 3MAP	MEM2 2MAP	MEM2 1MAP	MEM2 0MAP	R19	MEM1 8MAP	MEM1 7MAP	MEM1 6MAP		
r			r	r	r	r	r	r	r	r	r	r	r	r	r		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
MEM1 5MAP	R14	MEM1 3MAP	MEM1 2MAP	MEM1 1MAP	MEM1 0MAP	R9	CPU1_ PTMA P	CPU1_ PCMA P	CPU1_ DTMA P	CPU1_ DCMA P	R4	CPU0_ PTMA P	CPU0_ PCMA P	CPU0_ DTMA P	CPU0_ DCMA P		
r	r	r	r	r	r	r	rh	rwh	rh	rwh	r	rh	rwh	rh	rwh		

Field	Bits	Type	Description
CPU0_DCMA	0	rwh	CPU0 DCache Mapping 0 _B Normal cache function 1 _B Memory-mapped
MEMxMAP (x=10-13,15-18,20-23,25-28)	x	r	MEMx Mapping Enable Reserved; Not used in this product. Shall be written with zero.
CPU0_DTMA	1	rh	CPU0 DTAG Mapping Read only. Mirrors the state of CPU0_DCMA. CPU D-cache memories may only be mapped simultaneously. 0 _B Normal cache function 1 _B Memory-mapped

Memory Test Unit (MTU)

Field	Bits	Type	Description
CPU0_PCMAP	2	rwh	CPU0 PCACHE Mapping 0 _B Normal cache function 1 _B Memory-mapped
CPU0_PTMAP	3	rh	CPU0 PTAG Mapping Read only. Mirrors the state of CPU0_PCMAP. CPU P-cache memories may only be mapped simultaneously. 0 _B Normal cache function 1 _B Memory-mapped
R4	4	r	Reserved - Res Reserved. Not used in this product.
CPU1_DCMAP	5	rwh	CPU1 DCache Mapping 0 _B Normal cache function 1 _B Memory-mapped
CPU1_DTMAP	6	rh	CPU1 DTAG Mapping Read only. Mirrors the state of CPU1_DCMAP. CPU D-cache memories may only be mapped simultaneously. 0 _B Normal cache function 1 _B Memory-mapped
CPU1_PCMAP	7	rwh	CPU1 PCACHE Mapping 0 _B Normal cache function 1 _B Memory-mapped
CPU1_PTMAP	8	rh	CPU1 PTAG Mapping Read only. Mirrors the state of CPU1_PCMAP. CPU P-cache memories may only be mapped simultaneously. 0 _B Normal cache function 1 _B Memory-mapped
R9	9	r	Reserved - Res Reserved. Not used in this product.
R14	14	r	Reserved - Res Reserved. Not used in this product.
R19	19	r	Reserved - Res Reserved. Not used in this product.
R24	24	r	Reserved - Res Reserved. Not used in this product.
R29	31:29	r	Reserved - Res Reserved. Not used in this product.

Memory Test Unit (MTU)

13.4.3 MEMSTAT Implementation

The Memory Status Registers MEMSTATx have an implemented bit for each security relevant RAM.

The Data- and Program- Cache and Scratchpad memories are physically implemented as a single RAM with a single MBIST. Hence CPUx_DMEN_AIU and CPUx_PMEM_AIU give the status of the partial initialization of the cache partitions for the Data and Program memories respectively.

Memory Status Register i

The memory status register MEMSTAT shows whether each SSH instance is currently executing an automatic initialization sequence.

MTU_MEMSTATi (i=0)

Memory Status Register i

(0038_H+i*4)

Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	R29		RES28	RES27	RES26	RES25	R24	RES23	RES22	RES21	RES20	R19	RES18	RES17	RES16
	r		r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES15	R14	RES13	RES12	RES11	RES10	R9	CPU1_PTAGE_AIU	CPU1_PMEM_AIU	CPU1_DTAG_AIU	CPU1_DMEN_AIU	R4	CPU0_PTAGE_AIU	CPU0_PMEM_AIU	CPU0_DTAG_AIU	CPU0_DMEN_AIU
r	r	r	r	r	r	r	rh	rh	rh	rh	r	rh	rh	rh	rh

Field	Bits	Type	Description
CPU0_DMEN_AIU	0	rh	CPU0 DMEM Partial AutoInitialize of Cache Partition Underway This bit indicates whether an automatic data initialization has been triggered by a change of state of MEMTEST.MEMxEN or MEMxMAP but that the initialization sequence has not yet completed. 0 _B MBIST not running autoinitialize 1 _B MBIST running autoinitialize
RESx (x=10-13,15-18,20-23,25-28)	x	r	Reserved Reserved. Not used in this product.
CPU0_DTAG_AIU	1	rh	CPU0 DTAG MBIST AutoInitialize Underway This bit indicates whether an automatic data initialization has been triggered by a change of state of MEMTEST.MEMxEN or MEMxMAP but that the initialization sequence has not yet completed. 0 _B MBIST not running autoinitialize 1 _B MBIST running autoinitialize
CPU0_PMEM_AIU	2	rh	CPU0 PMEM Partial AutoInitialize of Cache Partition Underway This bit indicates whether an automatic data initialization has been triggered by a change of state of MEMTEST.MEMxEN or MEMxMAP but that the initialization sequence has not yet completed. 0 _B MBIST not running autoinitialize 1 _B MBIST running autoinitialize


Memory Test Unit (MTU)

Field	Bits	Type	Description
CPU0_PTAG_AIU	3	rh	CPU0 PTAG MBIST AutoInitialize Underway This bit indicates whether an automatic data initialization has been triggered by a change of state of MEMTEST.MEMxEN or MEMxMAP but that the initialization sequence has not yet completed. 0 _B MBIST not running autoinitialize 1 _B MBIST running autoinitialize
R4	4	r	Reserved - Res Reserved. Not used in this product.
CPU1_DMEN_AIU	5	rh	CPU1 DMEN Partial AutoInitialize of Cache Partition Underway This bit indicates whether an automatic data initialization has been triggered by a change of state of MEMTEST.MEMxEN or MEMxMAP but that the initialization sequence has not yet completed. 0 _B MBIST not running autoinitialize 1 _B MBIST running autoinitialize
CPU1_DTAG_AIU	6	rh	CPU1 DTAG MBIST AutoInitialize Underway This bit indicates whether an automatic data initialization has been triggered by a change of state of MEMTEST.MEMxEN or MEMxMAP but that the initialization sequence has not yet completed. 0 _B MBIST not running autoinitialize 1 _B MBIST running autoinitialize
CPU1_PMEM_AIU	7	rh	CPU1 PMEM Partial AutoInitialize of Cache Partition Underway This bit indicates whether an automatic data initialization has been triggered by a change of state of MEMTEST.MEMxEN or MEMxMAP but that the initialization sequence has not yet completed. 0 _B MBIST not running autoinitialize 1 _B MBIST running autoinitialize
CPU1_PTAG_AIU	8	rh	CPU1 PTAG MBIST AutoInitialize Underway This bit indicates whether an automatic data initialization has been triggered by a change of state of MEMTEST.MEMxEN or MEMxMAP but that the initialization sequence has not yet completed. 0 _B MBIST not running autoinitialize 1 _B MBIST running autoinitialize
R9	9	r	Reserved - Res Reserved. Not used in this product.
R14	14	r	Reserved - Res Reserved. Not used in this product.
R19	19	r	Reserved - Res Reserved. Not used in this product.
R24	24	r	Reserved - Res Reserved. Not used in this product.
R29	31:29	r	Reserved - Res Reserved. Not used in this product.

Memory Test Unit (MTU)

MTU_MEMSTATi (i=1)

Memory Status Register i

(0038_H+i*4)Application Reset Value: 0000 0000_H


Field	Bits	Type	Description
R0	1:0	r	Reserved - Res Reserved. Not used in this product.
CPU0_DMEM1_AIU	2	rh	CPU0 DMEM1 Partial AutoInitialize of Cache Partition Underway 0 _B SSH instance is disabled 1 _B SSH instance is enabled ¹⁾ .
CPU1_DMEM1_AIU	3	rh	CPU1 DMEM1 Partial AutoInitialize of Cache Partition Underway 0 _B SSH instance is disabled 1 _B SSH instance is enabled ²⁾ .
R4	4	r	Reserved - Res Reserved. Not used in this product.
R5	7:5	r	Reserved - Res Reserved. Not used in this product.
R8	8	rh	Reserved - Res Reserved. Not used in this product.
R9	31:9	r	Reserved - Res Reserved. Not used in this product.

1) Please refer to separate section related to handling of the large DMEM on this device.

2) Please refer to separate section related to handling of the large DMEM on this device.

MTU_MEMSTATi (i=2)

Memory Status Register i

(0038_H+i*4)Application Reset Value: 0000 0000_H

Memory Test Unit (MTU)

Field	Bits	Type	Description
R0	1:0	r	Reserved - Res Reserved. Not used in this product.
R2	3:2	r	Reserved - Res Reserved. Not used in this product.
R4	4	r	Reserved - Res Reserved. Not used in this product.
R5	7:5	r	Reserved - Res Reserved. Not used in this product.
R8	8	rh	Reserved - Res Reserved. Not used in this product.
R9	9	rh	Reserved - Res Reserved. Not used in this product.
R10	10	rh	Reserved - Res Reserved. Not used in this product.
R11	11	rh	Reserved - Res Reserved. Not used in this product.
R12	12	rh	Reserved - Res Reserved. Not used in this product.
R13	16:13	r	Reserved - Res Reserved. Not used in this product.
R17	17	r	Reserved - Res Reserved. Not used in this product.
R18	31:18	r	Reserved - Res Reserved. Not used in this product.

13.4.4 MEMDONE Implementation

Memory Test Done Status Register i

Each bit in one of the memory test done status registers MEMDONEx reflects the status of the MSTATUS.DONE bit in the corresponding SSH. See the implementation section for the implemented register bits.

MTU_MEMDONEi (i=0)

Memory Test Done Status Register i

(0050_H+i*4)Application Reset Value: FFFF FFFF_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RES31	RES30	RES29	RES28	RES27	RES26	RES25	RES24	RES23	RES22	RES21	RES20	RES19	RES18	RES17	RES16
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES15	RES14	RES13	RES12	RES11	RES10	CPU1_DLMU_STBY_DON	CPU1_PTAG_DONE	CPU1_PMEM_DON_E	CPU1_DTAG_DONE	CPU1_DMEN_DON_E	CPU0_DLMU_STBY_DON	CPU0_PTAG_DONE	CPU0_PMEM_DON_E	CPU0_DTAG_DONE	CPU0_DMEN_DON_E
r	r	r	r	r	r	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Memory Test Unit (MTU)

Field	Bits	Type	Description
CPU0_DMEN_ DONE	0	rh	CPU0 DMEM Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
RESz (z=10-31)	z	r	Reserved Reserved. Not used in this product.
CPU0_DTAG_ DONE	1	rh	CPU0 DTAG Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
CPU0_PMEM_ DONE	2	rh	CPU0 PMEM Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
CPU0_PTAG_ DONE	3	rh	CPU0 PTAG Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
CPU0_DLMU_ STBY_DONE	4	rh	CPU0 STANDBY DLMU Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
CPU1_DMEN_ DONE	5	rh	CPU1 DMEM Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
CPU1_DTAG_ DONE	6	rh	CPU1 DTAG Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
CPU1_PMEM_ DONE	7	rh	CPU1 PMEM Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
CPU1_PTAG_ DONE	8	rh	CPU1 PTAG Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
CPU1_DLMU_ STBY_DONE	9	rh	CPU1 STANDBY DLMU Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1

Memory Test Unit (MTU)

MTU_MEMDONE_i (i=1)

Memory Test Done Status Register i

(0050_H+i*4)Application Reset Value: FFFF FFFF_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RES31	MCAN 10_DONE	RES29	RES28	RES27	RES26	RES25	RES24	RES23	RES22	RES21	RES20	SPU_CONFIG 0_DONE	RES18	SPU_BUFFER 0_DONE	EMEM_XTM_DONE
r	rh	r	r	r	r	r	r	r	r	r	r	rh	r	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES15	RES14	RES13	EMEM0_DONE	MCDS_DONE	RES10	SADMA_DONE	R8	RES7	RES6	RES5	RES4	RES3	CPU0_DMEM1_DONE	RES1	RES0
r	r	r	rh	rh	r	rh	rh	r	r	r	r	r	rh	r	r

Field	Bits	Type	Description
RES _z (z=0-1,3-7,10,13-15,18,20-29,31)	z	r	Reserved Reserved. Not used in this product.
CPU0_DMEM1_DONE	2	rh	CPU0 DMEM1 Test Done Status 0 _B SSH instance is disabled 1 _B SSH instance is enabled ¹⁾ .
R8	8	rh	Reserved - Res Reserved. Not used in this product.
SADMA_DONE	9	rh	Safety DMA Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
MCDS_DONE	11	rh	MCDS memory Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
EMEM0_DONE	12	rh	EMEM0 Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
EMEM_XTM_DONE	16	rh	EMEM XTM memory Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
SPU_BUFFER0_DONE	17	rh	SPU BUFFER0 Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
SPU_CONFIG0_DONE	19	rh	SPU CONFIG0 memory Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1

Memory Test Unit (MTU)

Field	Bits	Type	Description
MCAN10_DONE	30	rh	MCAN10 memory Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1

1) Please refer to separate section related to handling of the large DMEM on this device.

MTU_MEMDONE_i (i=2)

Memory Test Done Status Register i (0050_H+i*4) **Application Reset Value: FFFF FFFF_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RES31	SPU_FT30_RAM_DONE	RES29	SPU_FT20_RAM_DONE	RES27	SPU_FT10_RAM_DONE	RES25	SPU_FT00_RAM_DONE	RES23	RES22	HSPD_M_RAM_DONE	SDMMC_DONE	GIGETH_TX_DONE	GIGETH_RX_DONE	RES17	RES16
r	rh	r	rh	r	rh	r	rh	r	r	rh	rh	rh	rh	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES15	SCR_RAMINT_DONE	SCR_XRAM_DONE	R12	R11	R10	R9	R8	RES7	RES6	RES5	RES4	RES3	RES2	RES1	RES0
r	rh	rh	rh	rh	rh	rh	rh	r	r	r	r	r	r	r	r

Field	Bits	Type	Description
RES_z (z=0-7,15-17,22-23,25,27,29,31)	z	r	Reserved Reserved. Not used in this product.
R8	8	rh	Reserved - Res Reserved. Not used in this product.
R9	9	rh	Reserved - Res Reserved. Not used in this product.
R10	10	rh	Reserved - Res Reserved. Not used in this product.
R11	11	rh	Reserved - Res Reserved. Not used in this product.
R12	12	rh	Reserved - Res Reserved. Not used in this product.
SCR_XRAM_DONE	13	rh	SCR XRAM Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
SCR_RAMINT_DONE	14	rh	SCR Internal RAM Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
GIGETH_RX_DONE	18	rh	Gigabit Ethernet RX memory Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1

Memory Test Unit (MTU)

Field	Bits	Type	Description
GIGETH_TX_DONE	19	rh	Gigabit Ethernet TX memoryTest Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
SDMMC_DONE	20	rh	SDMMC memoryTest Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
HSPDM_RAM_DONE	21	rh	HDSPDM RAM Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
SPU_FFT00_RAM_DONE	24	rh	SPU FFT00 RAM Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
SPU_FFT10_RAM_DONE	26	rh	SPU FFT10 RAM Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
SPU_FFT20_RAM_DONE	28	rh	SPU FFT20 RAM Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
SPU_FFT30_RAM_DONE	30	rh	SPU FFT30 RAM Test Done Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1

13.4.5 MEMFDA Implementation

Memory Test FDA Status Register i

Each bit in one of the memory test done status registers MEMFDA_x reflects the status of the MSTATUS.FDA bit in the corresponding SSH. See the implementation section for the implemented register bits.

MTU_MEMFDA_i (i=0)

Memory Test FDA Status Register i

(0060_H+i*4)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RES31	RES30	RES29	RES28	RES27	RES26	RES25	RES24	RES23	RES22	RES21	RES20	RES19	RES18	RES17	RES16
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES15	RES14	RES13	RES12	RES11	RES10	CPU1_DLMU_STBY_FDA	CPU1_PTAGE_FDA	CPU1_PMEM_FDA	CPU1_DTAGE_FDA	CPU1_DMEM_FDA	CPU0_DLMU_STBY_FDA	CPU0_PTAGE_FDA	CPU0_PMEM_FDA	CPU0_DTAGE_FDA	CPU0_DMEM_FDA
r	r	r	r	r	r	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
CPU0_DMEM_FDA	0	rh	CPU0 DMEM Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1

Memory Test Unit (MTU)

Field	Bits	Type	Description
RESz (z=10-31)	z	r	Reserved Reserved. Not used in this product.
CPU0_DTAG_FDA	1	rh	CPU0 DTAG Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1
CPU0_PMEM_FDA	2	rh	CPU0 PMEM Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1
CPU0_PTAG_FDA	3	rh	CPU0 PTAG Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1
CPU0_DLMU_STBY_FDA	4	rh	CPU0 STANDBY DLMU Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1
CPU1_DMEM_FDA	5	rh	CPU1 DMEM Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1
CPU1_DTAG_FDA	6	rh	CPU1 DTAG Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1
CPU1_PMEM_FDA	7	rh	CPU1 PMEM Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1
CPU1_PTAG_FDA	8	rh	CPU1 PTAG Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1
CPU1_DLMU_STBY_FDA	9	rh	CPU1 STANDBY DLMU Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1

MTU_MEMFDAi (i=1)

Memory Test FDA Status Register i

(0060_H+i*4)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RES31	MCAN_10_FDA	RES29	RES28	RES27	RES26	RES25	RES24	RES23	RES22	RES21	RES20	SPU_CONFIG_0_FDA	RES18	SPU_BUFFER_0_FDA	EMEM_XTM_FDA
r	rh	r	r	r	r	r	r	r	r	r	r	rh	r	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES15	RES14	RES13	EMEM_0_FDA	MCDS_FDA	RES10	SADM_A_FDA	R8	RES7	RES6	RES5	RES4	RES3	CPU0_DMEM_1_FDA	RES1	RES0
r	r	r	rh	rh	r	rh	rh	r	r	r	r	r	rh	r	r

Memory Test Unit (MTU)

Field	Bits	Type	Description
RESz (z=0-1,3-7,10,13-15,18,20-29,31)	z	r	Reserved Reserved. Not used in this product.
CPU0_DMEN1_FDA	2	rh	CPU0 DMEN1 Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1
R8	8	rh	Reserved - Res Reserved. Not used in this product.
SADMA_FDA	9	rh	Safety DMA Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1
MCDS_FDA	11	rh	MCDS memory Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1
EMEM0_FDA	12	rh	EMEM0 Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1
EMEM_XTM_FDA	16	rh	EMEM XTM memory Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1
SPU_BUFFER0_FDA	17	rh	SPU BUFFER0 Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1
SPU_CONFIG0_FDA	19	rh	SPU CONFIG0 memory Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1
MCAN10_FDA	30	rh	MCAN10 memory Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1

Memory Test Unit (MTU)

MTU_MEMFDAi (i=2)

Memory Test FDA Status Register i

(0060_H+i*4)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RES31	SPU_F FT30_ RAM_F DA	RES29	SPU_F FT20_ RAM_F DA	RES27	SPU_F FT10_ RAM_F DA	RES25	SPU_F FT00_ RAM_F DA	RES23	RES22	HSPD M_RA M_FD A	SDMM C_FDA	GIGET H_TX_ FDA	GIGET H_RX_ FDA	RES17	RES16
r	rh	r	rh	r	rh	r	rh	r	r	rh	rh	rh	rh	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES15	SCR_R AMINT_ FDA	SCR_X RAM_F DA	R12	R11	R10	R9	R8	RES7	RES6	RES5	RES4	RES3	RES2	RES1	RES0
r	rh	rh	rh	rh	rh	rh	rh	r	r	r	r	r	r	r	r

Field	Bits	Type	Description
RESz (z=0-7,15-17,22-23,25,27,29,31)	z	r	Reserved Reserved. Not used in this product.
R8	8	rh	Reserved - Res Reserved. Not used in this product.
R9	9	rh	Reserved - Res Reserved. Not used in this product.
R10	10	rh	Reserved - Res Reserved. Not used in this product.
R11	11	rh	Reserved - Res Reserved. Not used in this product.
R12	12	rh	Reserved - Res Reserved. Not used in this product.
SCR_XRAM_FDA	13	rh	SCR XRAM Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1
SCR_RAMINT_FDA	14	rh	SCR Internal RAM Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1
GIGETH_RX_FDA	18	rh	Gigabit Ethernet RX memory Test FDA Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
GIGETH_TX_FDA	19	rh	Gigabit Ethernet TX SSH memory Test FDA Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1
SDMMC_FDA	20	rh	SDMMC memory SSH Test FDA Status 0 _B SSH MSTATUS.DONE = 0 1 _B SSH MSTATUS.DONE = 1

Memory Test Unit (MTU)

Field	Bits	Type	Description
HSPDM_RAM_FDA	21	rh	HDSPDM RAM Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1
SPU_FFT00_RAM_FDA	24	rh	SPU FFT00 RAM Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1
SPU_FFT10_RAM_FDA	26	rh	SPU FFT10 RAM Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1
SPU_FFT20_RAM_FDA	28	rh	SPU FFT20 RAM Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1
SPU_FFT30_RAM_FDA	30	rh	SPU FFT30 RAM Test FDA Status 0 _B SSH MSTATUS.FDA = 0 1 _B SSH MSTATUS.FDA = 1

Memory Test Unit (MTU)

13.5 SSH Instances

The system SRAMs do not all have the same configuration. [Table 53 “SSH instances” on Page 22](#) shows the instance-specific configurations of the SRAM Support Hardware.

The ECC values for all SRAMs are computed only out of the data information*.

The base address of an SSH instance MCx can be calculated from the MC_BASE (defined in the platform chapter) as: Base Address of SSH instance x (MCx) = MC_BASE + x*0x100

Table 53 SSH instances

(MCx) x =	Module	Error Addr Buffer (ETRR) Depth	ECC type	ECC granularity	Mux Factor
0	CPU0_DMEM	5	SECDED	2	16
1	CPU0_DTAG	5	SECDED	2	4
2	CPU0_PMEM	5	SECDED	2	8
3	CPU0_PTAG	5	DED	2	4
4	CPU0_DLMU_STBY	5	SECDED	2	8
5	CPU1_DMEM	5	SECDED	2	16
6	CPU1_DTAG	5	SECDED	2	4
7	CPU1_PMEM	5	SECDED	2	8
8	CPU1_PTAG	5	DED	2	4
9	CPU1_DLMU_STBY	5	SECDED	2	8
10	Reserved				
11	Reserved				
12	Reserved				
13	Reserved				
14	Reserved				
15	Reserved				
16	Reserved				
17	Reserved				
18	Reserved				
19	Reserved				
20	Reserved				
21	Reserved				
22	Reserved				
23	Reserved				
24	Reserved				
25	Reserved				
26	Reserved				
27	Reserved				
28	Reserved				
29	Reserved				

Memory Test Unit (MTU)

Table 53 SSH instances (cont'd)

(MCx) x =	Module	Error Addr Buffer (ETRR) Depth	ECC type	ECC granularity	Mux Factor
30	Reserved				
31	Reserved				
32	Reserved				
33	Reserved				
34	CPU0_DMEM1	5	SECDED	2	16
35	Reserved				
36-37	Reserved				
38	Reserved				
39	Reserved				
41	SADMA	5	SECDED	1	4
42	Reserved				
43	MCDS	5	DED	1	4
44	EMEM	5	SECDED	1	8
45	Reserved				
46	Reserved				
47	Reserved				
48	EMEM_XTM	5	SECDED	1	4
49	SPU_Buffer	5	SECDED	1	4
50	Reserved				
51	SPU_Config	5	SECDED	2	8
52	Reserved				
53	Reserved				
54	Reserved				
55	Reserved				
56	Reserved				
57	Reserved				
58	Reserved				
59	Reserved				
60	Reserved				
61	Reserved				
62	MCAN10	5	SECDED	1	16
63	Reserved				
64	Reserved				
65	Reserved				
66	Reserved				
67	Reserved				
68	Reserved				

Memory Test Unit (MTU)

Table 53 SSH instances (cont'd)

(MCx) x =	Module	Error Addr Buffer (ETRR) Depth	ECC type	ECC granularity	Mux Factor
69	Reserved				
70	Reserved				
71	Reserved				
77	SCR_XRAM	5	SECDED	2	8
78	SCR_RAMINT	5	SECDED	1	4
79	Reserved				
80	Reserved				
81	Reserved				
82	GIGETH_RX_RAM	5	SECDED	1	4
83	GIGETH_TX_RAM	5	SECDED	1	4
84	SDMMC	5	SECDED	1	4
85	HSPDM	5	SECDED	1	8
86- 87	Reserved				
88	SPU_FFT0	5	SECDED	1	4
89	Reserved				
90	SPU_FFT1	5	SECDED	1	4
91	Reserved				
92	SPU_FFT2	5	SECDED	1	4
93	Reserved				
94	SPU_FFT3	5	SECDED	1	4
95	Reserved				

Memory Test Unit (MTU)

13.5.1 Ganging for SRAM test and initialization

Whenever an MBIST test or SRAM initialization is started via the MTU/SSH, there is a certain jump in the current consumption, due to the parallel accesses to the SRAM cells during the test or initialization. This current jump is different for the different SRAMs in the product, and depends on the size of the SRAM, the clock frequency e.t.c.

If too many SRAMs are tested or initialized in parallel, it may result in a significant current jump, which may put the device outside of the specified operating conditions. On the other hand, in order to reduce the overall test and/or initialization time, it may be imperative for the application to perform the test or initialization of many SRAMs in parallel.

In order to achieve this trade-off between current jump and test/initialization time - it is advised to partition the available SRAMs into different "Gangs". This is referred to as Ganging. The SRAMs in each Gang are all initialized/tested in parallel - while the Gangs themselves are executed in sequence, one after the other. This ensures that the current jump never exceeds the allowed limits, while at the same time the overall test time is minimized.

Gangs 0-16 are defined for the platform. Depending on the device and the number of implemented SRAMs, the number of gangs needed may be less. The numbering of the gangs is not important and does not signify any order.

In the below ganging tables, a ganging configuration for this product is shown. This assumes a 4-march element (4N) non-destructive test (r,w*,r*,w) on a zero-data background (i.e. the SRAM is cleared with ECC-correct zero data). The same ganging may be used for SRAM initialization.

The provided ganging example is ensured to satisfy the specified limitations in current jumps of this device, while at the same time optimizing the overall test time. All implemented SRAMs are considered here. If certain SRAMs are not of interest to a particular application, then the gangs may be modified appropriately.

Table 54 GANG-0

MCx(x=)	Module / SRAM
43	MCDS
44	EMEM0
51	SPU_CONFIG0
62	MCAN10
77	SCR_XRAM
78	SCR_RAMINT
82	GIGETH_RX
83	GIGETH_TX
84	SDMMC_RAM
85	HSPDM_RAM

Table 55 GANG-1

MCx(x=)	Module / SRAM
00	CPU0_DMEM
05	CPU1_DMEM
09	CPU1_DLMU_STBY
34	CPU0_DMEM1

Memory Test Unit (MTU)

Table 56 GANG-2

MCx(x=)	Module / SRAM
02	CPU0_PMEM
03	CPU0_PTAG
04	CPU0_DLMU_STBY
06	CPU1_DTAG
07	CPU1_PMEM
08	CPU1_PTAG
48	EMEM_XTM
49	SPU_BUFFER0
88	SPU_FFT00

Table 57 GANG-3

MCx(x=)	Module / SRAM
01	CPU0_DTAG
41	SADMA
90	SPU_FFT10
92	SPU_FFT20
94	SPU_FFT30

13.6 Connectivity

Table 58 Connections of MTU

Interface Signals	connects		Description
MTU:CPU0DCMAP	to	cpu_pfi_pfrwb_0:tc162p_dcache_map	CPU dcache mapped indicator per cpu
MTU:CPU1DCMAP	to	cpu_1:tc162p_dcache_map	CPU dcache mapped indicator per cpu
MTU:CPU0PCMAP	to	cpu_pfi_pfrwb_0:tc162p_pcache_map	CPU pcache mapped indicator per cpu
MTU:CPU1PCMAP	to	cpu_1:tc162p_pcache_map	CPU pcache mapped indicator per cpu
MTU:dmu_no_ram_init	from	DMU:MTU_NO_RAMIN	Disable RAM auto-initialization
MTU:scu_hsm_dbg	from	SCU:scu_hsm_dbg	HSM debug enable from SCU
MTU:sleep_n	from	SCU:scu_syst_sleep_n	Sleep request
MTU:DONE_INT	to	INT:mtu.DONE_INT	MTU Done Service Request
MTU:tcu_hsm_dbg_analysis_en	from	TCU:hsm_debug_mode	HSM debug request from TCU

Memory Test Unit (MTU)

13.7 Revision History

Table 59 Revision History

Reference	Change to Previous Version	Comment
V7.4.7		
	Initial version for TC33X.	
V7.4.8		
Page 27	Revision History entries up to V7.4.7 removed.	
Page 8	MEMMAP Reserved (not implemented) bits changed to “read”.	
	Settings for bitfield CPU1_DMEM1 corrected in MEMTEST, MEMSTAT, MEMDONE and MEMFDA registers.	
Page 25	Ganging information: Typo for CPU0_DMEM1 corrected.	
Page 3 , Page 13 , Page 17	"SADMA" changed to "Safety DMA" in short description of MEMTEST1/9, MEMDONE1/9 and MEMFDA1/9 bit fields.	
V7.4.9		
Page 25	Unhide for external audience: MCAN10.	
Page 25	Unhide for external audience: CPU1_DLMU_STBY.	
Page 26	Unhide for external audience: CPU0_PTAG, CPU1_DTAG, CPU1_PTAG, SPU_FFT00.	
Page 26	Unhide for external audience: CPU0_DTAG, SPU_FFT10, SPU_FFT20, SPU_FFT30.	
V7.4.10		
Page 3 , Page 13 , Page 17	Updated registers MEMTEST1, MEMDONE1, MEMFDA1.	
V7.4.11		
-	No functional changes.	
V7.4.12		
-	No functional changes.	
V7.4.13		
Page 10	Wrongly mentioned bit field in MTU_MEMSTATi (i=2) fixed.	

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

14 General Purpose I/O Ports and Peripheral I/O Lines (Ports)

This chapter supplements the family documentation with device specific information for TC33xEXT.

14.1 TC33xEXT Specific IP Configuration

The Ports configuration (which Port modules are implemented, their width and functionality) is represented by the device specific register set shown in this chapter.

14.2 TC33xEXT Specific Register Set

Table 60 Register Address Space - Pn

Module	Base Address	End Address	Note
P00	F003A000 _H	F003A0FF _H	SPB bus slave interface
P02	F003A200 _H	F003A2FF _H	SPB bus slave interface
P10	F003AA00 _H	F003AAFF _H	SPB bus slave interface
P11	F003AB00 _H	F003ABFF _H	SPB bus slave interface
P12	F003AC00 _H	F003ACFF _H	SPB bus slave interface
P14	F003AE00 _H	F003AEFF _H	SPB bus slave interface
P15	F003AF00 _H	F003AFFF _H	SPB bus slave interface
P20	F003B400 _H	F003B4FF _H	SPB bus slave interface
P21	F003B500 _H	F003B5FF _H	SPB bus slave interface
P22	F003B600 _H	F003B6FF _H	SPB bus slave interface
P23	F003B700 _H	F003B7FF _H	SPB bus slave interface
P32	F003C000 _H	F003C0FF _H	SPB bus slave interface
P33	F003C100 _H	F003C1FF _H	SPB bus slave interface
P34	F003C200 _H	F003C2FF _H	SPB bus slave interface

Register Overview Tables of Pn

Table 61 Register Overview - P00 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P00_OUT	Port 00 Output Register	000 _H	U,SV	U,SV,P	Application Reset	23
P00_OMR	Port 00 Output Modification Register	004 _H	U,SV	U,SV,P	Application Reset	26
P00_ID	Port 00 Identification Register	008 _H	U,SV	BE	Application Reset	31
	Reserved (004 _H Byte)	00C _H	BE	BE		
P00_IOCRO	Port 00 Input/Output Control Register 0	010 _H	U,SV	U,SV,P	See page 32	32
P00_IOCRA	Port 00 Input/Output Control Register 4	014 _H	U,SV	U,SV,P	See page 36	36

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 61 Register Overview - P00 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P00_IOC8	Port 00 Input/Output Control Register 8	018 _H	U,SV	U,SV,P	See page 39	39
P00_IOC12	Port 00 Input/Output Control Register 12	01C _H	U,SV	U,SV,P	See page 41	41
	Reserved (004 _H Byte)	020 _H	BE	BE		
P00_IN	Port 00 Input Register	024 _H	U,SV	BE	Application Reset	42
	Reserved (004 _H Byte) (x=0-5)	028 _H +x*4	BE	BE		
P00_PDR0	Port 00 Pad Driver Mode Register 0	040 _H	U,SV	SV,E,P	See page 45	45
P00_PDR1	Port 00 Pad Driver Mode Register 1	044 _H	U,SV	SV,E,P	See page 50	50
	Reserved (004 _H Byte) (x=0-1)	048 _H +x*4	BE	BE		
P00_ESR	Port 00 Emergency Stop Register	050 _H	U,SV	SV,E,P	Application Reset	52
	Reserved (004 _H Byte) (x=0-2)	054 _H +x*4	BE	BE		
P00_PDISC	Port 00 Pin Function Decision Control Register	060 _H	U,SV	SV,E,P	See page 58	58
P00_PCSR	Port 00 Pin Controller Select Register	064 _H	U,SV	SV,SE	Application Reset	63
	Reserved (004 _H Byte) (x=0-1)	068 _H +x*4	BE	BE		
P00_OMSR0	Port 00 Output Modification Set Register 0	070 _H	U,SV	U,SV,P	Application Reset	69
P00_OMSR4	Port 00 Output Modification Set Register 4	074 _H	U,SV	U,SV,P	Application Reset	72
P00_OMSR8	Port 00 Output Modification Set Register 8	078 _H	U,SV	U,SV,P	Application Reset	74
P00_OMSR12	Port 00 Output Modification Set Register 12	07C _H	U,SV	U,SV,P	Application Reset	75
P00_OMCR0	Port 00 Output Modification Clear Register 0	080 _H	U,SV	U,SV,P	Application Reset	76
P00_OMCR4	Port 00 Output Modification Clear Register 4	084 _H	U,SV	U,SV,P	Application Reset	78
P00_OMCR8	Port 00 Output Modification Clear Register 8	088 _H	U,SV	U,SV,P	Application Reset	81
P00_OMCR12	Port 00 Output Modification Clear Register 12	08C _H	U,SV	U,SV,P	Application Reset	82

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 61 Register Overview - P00 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P00_OMSR	Port 00 Output Modification Set Register	090 _H	U,SV	U,SV,P	Application Reset	83
P00_OMCR	Port 00 Output Modification Clear Register	094 _H	U,SV	U,SV,P	Application Reset	86
	Reserved (004 _H Byte) (x=0-1)	098 _H +x*4	BE	BE		
	Reserved (004 _H Byte) (x=0-13)	0C0 _H +x*4	BE	BE		
P00_ACCEN1	Port 00 Access Enable Register 1	0F8 _H	U,SV	SV,SE	Application Reset	92
P00_ACCEN0	Port 00 Access Enable Register 0	0FC _H	U,SV	SV,SE	Application Reset	94

Table 62 Register Overview - P02 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P02_OUT	Port 02 Output Register	000 _H	U,SV	U,SV,P	Application Reset	24
P02_OMR	Port 02 Output Modification Register	004 _H	U,SV	U,SV,P	Application Reset	28
P02_ID	Port 02 Identification Register	008 _H	U,SV	BE	Application Reset	31
	Reserved (004 _H Byte)	00C _H	BE	BE		
P02_IOCRO	Port 02 Input/Output Control Register 0	010 _H	U,SV	U,SV,P	See page 32	32
P02_IOCRA	Port 02 Input/Output Control Register 4	014 _H	U,SV	U,SV,P	See page 36	36
P02_IOCRA8	Port 02 Input/Output Control Register 8	018 _H	U,SV	U,SV,P	See page 39	39
	Reserved (004 _H Byte)	020 _H	BE	BE		
P02_IN	Port 02 Input Register	024 _H	U,SV	BE	Application Reset	43
	Reserved (004 _H Byte) (x=0-5)	028 _H +x*4	BE	BE		
P02_PDR0	Port 02 Pad Driver Mode Register 0	040 _H	U,SV	SV,E,P	See page 45	45
P02_PDR1	Port 02 Pad Driver Mode Register 1	044 _H	U,SV	SV,E,P	See page 51	51
	Reserved (004 _H Byte) (x=0-1)	048 _H +x*4	BE	BE		

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 62 Register Overview - P02 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P02_ESR	Port 02 Emergency Stop Register	050 _H	U,SV	SV,E,P	Application Reset	54
	Reserved (004 _H Byte) (x=0-2)	054 _H +x*4	BE	BE		
P02_PDISC	Port 02 Pin Function Decision Control Register	060 _H	U,SV	SV,E,P	See page 60	60
P02_PCSR	Port 02 Pin Controller Select Register	064 _H	U,SV	SV,SE	Application Reset	64
	Reserved (004 _H Byte) (x=0-1)	068 _H +x*4	BE	BE		
P02_OMSR0	Port 02 Output Modification Set Register 0	070 _H	U,SV	U,SV,P	Application Reset	69
P02_OMSR4	Port 02 Output Modification Set Register 4	074 _H	U,SV	U,SV,P	Application Reset	72
P02_OMSR8	Port 02 Output Modification Set Register 8	078 _H	U,SV	U,SV,P	Application Reset	74
P02_OMCR0	Port 02 Output Modification Clear Register 0	080 _H	U,SV	U,SV,P	Application Reset	76
P02_OMCR4	Port 02 Output Modification Clear Register 4	084 _H	U,SV	U,SV,P	Application Reset	78
P02_OMCR8	Port 02 Output Modification Clear Register 8	088 _H	U,SV	U,SV,P	Application Reset	81
P02_OMSR	Port 02 Output Modification Set Register	090 _H	U,SV	U,SV,P	Application Reset	84
P02_OMCR	Port 02 Output Modification Clear Register	094 _H	U,SV	U,SV,P	Application Reset	88
	Reserved (004 _H Byte) (x=0-1)	098 _H +x*4	BE	BE		
	Reserved (004 _H Byte) (x=0-13)	0C0 _H +x*4	BE	BE		
P02_ACCEN1	Port 02 Access Enable Register 1	0F8 _H	U,SV	SV,SE	Application Reset	92
P02_ACCEN0	Port 02 Access Enable Register 0	0FC _H	U,SV	SV,SE	Application Reset	94

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 63 Register Overview - P10 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P10_OUT	Port 10 Output Register	000 _H	U,SV	U,SV,P	Application Reset	24
P10_OMR	Port 10 Output Modification Register	004 _H	U,SV	U,SV,P	Application Reset	28
P10_ID	Port 10 Identification Register	008 _H	U,SV	BE	Application Reset	31
	Reserved (004 _H Byte)	00C _H	BE	BE		
P10_IOCRO	Port 10 Input/Output Control Register 0	010 _H	U,SV	U,SV,P	See page 32	32
P10_IOCRR4	Port 10 Input/Output Control Register 4	014 _H	U,SV	U,SV,P	See page 36	36
P10_IOCRR8	Port 10 Input/Output Control Register 8	018 _H	U,SV	U,SV,P	See page 39	39
	Reserved (004 _H Byte)	020 _H	BE	BE		
P10_IN	Port 10 Input Register	024 _H	U,SV	BE	Application Reset	43
	Reserved (004 _H Byte) (x=0-5)	028 _H +x*4	BE	BE		
P10_PDR0	Port 10 Pad Driver Mode Register 0	040 _H	U,SV	SV,E,P	See page 45	45
P10_PDR1	Port 10 Pad Driver Mode Register 1	044 _H	U,SV	SV,E,P	See page 51	51
	Reserved (004 _H Byte) (x=0-1)	048 _H +x*4	BE	BE		
P10_ESR	Port 10 Emergency Stop Register	050 _H	U,SV	SV,E,P	Application Reset	54
	Reserved (004 _H Byte) (x=0-2)	054 _H +x*4	BE	BE		
P10_PDISC	Port 10 Pin Function Decision Control Register	060 _H	U,SV	SV,E,P	See page 60	60
P10_PCSR	Port 10 Pin Controller Select Register	064 _H	U,SV	SV,SE	Application Reset	64
	Reserved (004 _H Byte) (x=0-1)	068 _H +x*4	BE	BE		
P10_OMSR0	Port 10 Output Modification Set Register 0	070 _H	U,SV	U,SV,P	Application Reset	69
P10_OMSR4	Port 10 Output Modification Set Register 4	074 _H	U,SV	U,SV,P	Application Reset	72
P10_OMSR8	Port 10 Output Modification Set Register 8	078 _H	U,SV	U,SV,P	Application Reset	74

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 63 Register Overview - P10 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P10_OMCR0	Port 10 Output Modification Clear Register 0	080 _H	U,SV	U,SV,P	Application Reset	76
P10_OMCR4	Port 10 Output Modification Clear Register 4	084 _H	U,SV	U,SV,P	Application Reset	78
P10_OMCR8	Port 10 Output Modification Clear Register 8	088 _H	U,SV	U,SV,P	Application Reset	81
P10_OMSR	Port 10 Output Modification Set Register	090 _H	U,SV	U,SV,P	Application Reset	84
P10_OMCR	Port 10 Output Modification Clear Register	094 _H	U,SV	U,SV,P	Application Reset	88
	Reserved (004 _H Byte) (x=0-1)	098 _H +x*4	BE	BE		
	Reserved (004 _H Byte) (x=0-13)	0C0 _H +x*4	BE	BE		
P10_ACCEN1	Port 10 Access Enable Register 1	0F8 _H	U,SV	SV,SE	Application Reset	92
P10_ACCEN0	Port 10 Access Enable Register 0	0FC _H	U,SV	SV,SE	Application Reset	94

Table 64 Register Overview - P11 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P11_OUT	Port 11 Output Register	000 _H	U,SV	U,SV,P	Application Reset	23
P11_OMR	Port 11 Output Modification Register	004 _H	U,SV	U,SV,P	Application Reset	26
P11_ID	Port 11 Identification Register	008 _H	U,SV	BE	Application Reset	31
	Reserved (004 _H Byte)	00C _H	BE	BE		
P11_IOCRO	Port 11 Input/Output Control Register 0	010 _H	U,SV	U,SV,P	See page 32	32
P11_IOCRA4	Port 11 Input/Output Control Register 4	014 _H	U,SV	U,SV,P	See page 36	36
P11_IOCRA8	Port 11 Input/Output Control Register 8	018 _H	U,SV	U,SV,P	See page 39	39
P11_IOCRA12	Port 11 Input/Output Control Register 12	01C _H	U,SV	U,SV,P	See page 41	41
	Reserved (004 _H Byte)	020 _H	BE	BE		
P11_IN	Port 11 Input Register	024 _H	U,SV	BE	Application Reset	42

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 64 Register Overview - P11 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
	Reserved (004 _H Byte) (x=0-5)	028 _H +x*4	BE	BE		
P11_PDR0	Port 11 Pad Driver Mode Register 0	040 _H	U,SV	SV,E,P	See page 45	45
P11_PDR1	Port 11 Pad Driver Mode Register 1	044 _H	U,SV	SV,E,P	See page 50	50
	Reserved (004 _H Byte) (x=0-1)	048 _H +x*4	BE	BE		
P11_ESR	Port 11 Emergency Stop Register	050 _H	U,SV	SV,E,P	Application Reset	52
	Reserved (004 _H Byte) (x=0-2)	054 _H +x*4	BE	BE		
P11_PDISC	Port 11 Pin Function Decision Control Register	060 _H	U,SV	SV,E,P	See page 58	58
P11_PCSR	Port 11 Pin Controller Select Register	064 _H	U,SV	SV,SE	Application Reset	65
	Reserved (004 _H Byte) (x=0-1)	068 _H +x*4	BE	BE		
P11_OMSR0	Port 11 Output Modification Set Register 0	070 _H	U,SV	U,SV,P	Application Reset	69
P11_OMSR4	Port 11 Output Modification Set Register 4	074 _H	U,SV	U,SV,P	Application Reset	72
P11_OMSR8	Port 11 Output Modification Set Register 8	078 _H	U,SV	U,SV,P	Application Reset	74
P11_OMSR12	Port 11 Output Modification Set Register 12	07C _H	U,SV	U,SV,P	Application Reset	75
P11_OMCR0	Port 11 Output Modification Clear Register 0	080 _H	U,SV	U,SV,P	Application Reset	76
P11_OMCR4	Port 11 Output Modification Clear Register 4	084 _H	U,SV	U,SV,P	Application Reset	78
P11_OMCR8	Port 11 Output Modification Clear Register 8	088 _H	U,SV	U,SV,P	Application Reset	81
P11_OMCR12	Port 11 Output Modification Clear Register 12	08C _H	U,SV	U,SV,P	Application Reset	82
P11_OMSR	Port 11 Output Modification Set Register	090 _H	U,SV	U,SV,P	Application Reset	83
P11_OMCR	Port 11 Output Modification Clear Register	094 _H	U,SV	U,SV,P	Application Reset	86
	Reserved (004 _H Byte) (x=0-1)	098 _H +x*4	BE	BE		

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 64 Register Overview - P11 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
	Reserved (004 _H Byte) (x=0-13)	0C0 _H +x*4	BE	BE		
P11_ACCEN1	Port 11 Access Enable Register 1	0F8 _H	U,SV	SV,SE	Application Reset	92
P11_ACCEN0	Port 11 Access Enable Register 0	0FC _H	U,SV	SV,SE	Application Reset	94

Table 65 Register Overview - P12 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P12_OUT	Port 12 Output Register	000 _H	U,SV	U,SV,P	Application Reset	25
P12_OMR	Port 12 Output Modification Register	004 _H	U,SV	U,SV,P	Application Reset	29
P12_ID	Port 12 Identification Register	008 _H	U,SV	BE	Application Reset	31
	Reserved (004 _H Byte)	00C _H	BE	BE		
P12_IOCRO	Port 12 Input/Output Control Register 0	010 _H	U,SV	U,SV,P	See page 32	32
	Reserved (004 _H Byte)	020 _H	BE	BE		
P12_IN	Port 12 Input Register	024 _H	U,SV	BE	Application Reset	44
	Reserved (004 _H Byte) (x=0-5)	028 _H +x*4	BE	BE		
P12_PDR0	Port 12 Pad Driver Mode Register 0	040 _H	U,SV	SV,E,P	See page 49	49
	Reserved (004 _H Byte) (x=0-1)	048 _H +x*4	BE	BE		
P12_ESR	Port 12 Emergency Stop Register	050 _H	U,SV	SV,E,P	Application Reset	55
	Reserved (004 _H Byte) (x=0-2)	054 _H +x*4	BE	BE		
P12_PDISC	Port 12 Pin Function Decision Control Register	060 _H	U,SV	SV,E,P	See page 61	61
P12_PCSR	Port 12 Pin Controller Select Register	064 _H	U,SV	SV,SE	Application Reset	66
	Reserved (004 _H Byte) (x=0-1)	068 _H +x*4	BE	BE		
P12_OMSR0	Port 12 Output Modification Set Register 0	070 _H	U,SV	U,SV,P	Application Reset	69

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 65 Register Overview - P12 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P12_OMCR0	Port 12 Output Modification Clear Register 0	080 _H	U,SV	U,SV,P	Application Reset	76
P12_OMSR	Port 12 Output Modification Set Register	090 _H	U,SV	U,SV,P	Application Reset	85
P12_OMCR	Port 12 Output Modification Clear Register	094 _H	U,SV	U,SV,P	Application Reset	89
	Reserved (004 _H Byte) (x=0-1)	098 _H +x*4	BE	BE		
	Reserved (004 _H Byte) (x=0-13)	0C0 _H +x*4	BE	BE		
P12_ACCEN1	Port 12 Access Enable Register 1	0F8 _H	U,SV	SV,SE	Application Reset	92
P12_ACCEN0	Port 12 Access Enable Register 0	0FC _H	U,SV	SV,SE	Application Reset	94

Table 66 Register Overview - P14 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P14_OUT	Port 14 Output Register	000 _H	U,SV	U,SV,P	Application Reset	24
P14_OMR	Port 14 Output Modification Register	004 _H	U,SV	U,SV,P	Application Reset	28
P14_ID	Port 14 Identification Register	008 _H	U,SV	BE	Application Reset	31
	Reserved (004 _H Byte)	00C _H	BE	BE		
P14_IOCRO	Port 14 Input/Output Control Register 0	010 _H	U,SV	U,SV,P	See page 32	32
P14_IOCRA	Port 14 Input/Output Control Register 4	014 _H	U,SV	U,SV,P	See page 36	36
P14_IOCRA8	Port 14 Input/Output Control Register 8	018 _H	U,SV	U,SV,P	See page 39	39
	Reserved (004 _H Byte)	020 _H	BE	BE		
P14_IN	Port 14 Input Register	024 _H	U,SV	BE	Application Reset	43
	Reserved (004 _H Byte) (x=0-5)	028 _H +x*4	BE	BE		
P14_PDR0	Port 14 Pad Driver Mode Register 0	040 _H	U,SV	SV,E,P	See page 45	45
P14_PDR1	Port 14 Pad Driver Mode Register 1	044 _H	U,SV	SV,E,P	See page 51	51

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 66 Register Overview - P14 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
	Reserved (004 _H Byte) (x=0-1)	048 _H +x* 4	BE	BE		
P14_ESR	Port 14 Emergency Stop Register	050 _H	U,SV	SV,E,P	Application Reset	54
	Reserved (004 _H Byte) (x=0-2)	054 _H +x* 4	BE	BE		
P14_PDISC	Port 14 Pin Function Decision Control Register	060 _H	U,SV	SV,E,P	See page 60	60
P14_PCSR	Port 14 Pin Controller Select Register	064 _H	U,SV	SV,SE	Application Reset	64
	Reserved (004 _H Byte) (x=0-1)	068 _H +x* 4	BE	BE		
P14_OMSR0	Port 14 Output Modification Set Register 0	070 _H	U,SV	U,SV,P	Application Reset	69
P14_OMSR4	Port 14 Output Modification Set Register 4	074 _H	U,SV	U,SV,P	Application Reset	72
P14_OMSR8	Port 14 Output Modification Set Register 8	078 _H	U,SV	U,SV,P	Application Reset	74
P14_OMCR0	Port 14 Output Modification Clear Register 0	080 _H	U,SV	U,SV,P	Application Reset	76
P14_OMCR4	Port 14 Output Modification Clear Register 4	084 _H	U,SV	U,SV,P	Application Reset	78
P14_OMCR8	Port 14 Output Modification Clear Register 8	088 _H	U,SV	U,SV,P	Application Reset	81
P14_OMSR	Port 14 Output Modification Set Register	090 _H	U,SV	U,SV,P	Application Reset	84
P14_OMCR	Port 14 Output Modification Clear Register	094 _H	U,SV	U,SV,P	Application Reset	88
	Reserved (004 _H Byte) (x=0-1)	098 _H +x* 4	BE	BE		
	Reserved (004 _H Byte) (x=0-13)	0C0 _H +x* 4	BE	BE		
P14_ACCEN1	Port 14 Access Enable Register 1	0F8 _H	U,SV	SV,SE	Application Reset	92
P14_ACCEN0	Port 14 Access Enable Register 0	0FC _H	U,SV	SV,SE	Application Reset	94

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 67 Register Overview - P15 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P15_OUT	Port 15 Output Register	000 _H	U,SV	U,SV,P	Application Reset	24
P15_OMR	Port 15 Output Modification Register	004 _H	U,SV	U,SV,P	Application Reset	28
P15_ID	Port 15 Identification Register	008 _H	U,SV	BE	Application Reset	31
	Reserved (004 _H Byte)	00C _H	BE	BE		
P15_IOCRO	Port 15 Input/Output Control Register 0	010 _H	U,SV	U,SV,P	See page 32	32
P15_IOCRR4	Port 15 Input/Output Control Register 4	014 _H	U,SV	U,SV,P	See page 36	36
P15_IOCRR8	Port 15 Input/Output Control Register 8	018 _H	U,SV	U,SV,P	See page 39	39
	Reserved (004 _H Byte)	020 _H	BE	BE		
P15_IN	Port 15 Input Register	024 _H	U,SV	BE	Application Reset	43
	Reserved (004 _H Byte) (x=0-5)	028 _H +x*4	BE	BE		
P15_PDR0	Port 15 Pad Driver Mode Register 0	040 _H	U,SV	SV,E,P	See page 45	45
P15_PDR1	Port 15 Pad Driver Mode Register 1	044 _H	U,SV	SV,E,P	See page 51	51
	Reserved (004 _H Byte) (x=0-1)	048 _H +x*4	BE	BE		
P15_ESR	Port 15 Emergency Stop Register	050 _H	U,SV	SV,E,P	Application Reset	54
	Reserved (004 _H Byte) (x=0-2)	054 _H +x*4	BE	BE		
P15_PDISC	Port 15 Pin Function Decision Control Register	060 _H	U,SV	SV,E,P	See page 60	60
P15_PCSR	Port 15 Pin Controller Select Register	064 _H	U,SV	SV,SE	Application Reset	64
	Reserved (004 _H Byte) (x=0-1)	068 _H +x*4	BE	BE		
P15_OMSR0	Port 15 Output Modification Set Register 0	070 _H	U,SV	U,SV,P	Application Reset	69
P15_OMSR4	Port 15 Output Modification Set Register 4	074 _H	U,SV	U,SV,P	Application Reset	72
P15_OMSR8	Port 15 Output Modification Set Register 8	078 _H	U,SV	U,SV,P	Application Reset	74

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 67 Register Overview - P15 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P15_OMCR0	Port 15 Output Modification Clear Register 0	080 _H	U,SV	U,SV,P	Application Reset	76
P15_OMCR4	Port 15 Output Modification Clear Register 4	084 _H	U,SV	U,SV,P	Application Reset	78
P15_OMCR8	Port 15 Output Modification Clear Register 8	088 _H	U,SV	U,SV,P	Application Reset	81
P15_OMSR	Port 15 Output Modification Set Register	090 _H	U,SV	U,SV,P	Application Reset	84
P15_OMCR	Port 15 Output Modification Clear Register	094 _H	U,SV	U,SV,P	Application Reset	88
	Reserved (004 _H Byte) (x=0-1)	098 _H +x*4	BE	BE		
	Reserved (004 _H Byte) (x=0-13)	0C0 _H +x*4	BE	BE		
P15_ACCEN1	Port 15 Access Enable Register 1	0F8 _H	U,SV	SV,SE	Application Reset	92
P15_ACCEN0	Port 15 Access Enable Register 0	0FC _H	U,SV	SV,SE	Application Reset	94

Table 68 Register Overview - P20 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P20_OUT	Port 20 Output Register	000 _H	U,SV	U,SV,P	Application Reset	23
P20_OMR	Port 20 Output Modification Register	004 _H	U,SV	U,SV,P	Application Reset	26
P20_ID	Port 20 Identification Register	008 _H	U,SV	BE	Application Reset	31
	Reserved (004 _H Byte)	00C _H	BE	BE		
P20_IOCRO	Port 20 Input/Output Control Register 0	010 _H	U,SV	U,SV,P	See page 32	32
P20_IOCRA4	Port 20 Input/Output Control Register 4	014 _H	U,SV	U,SV,P	See page 36	36
P20_IOCRA8	Port 20 Input/Output Control Register 8	018 _H	U,SV	U,SV,P	See page 39	39
P20_IOCRA12	Port 20 Input/Output Control Register 12	01C _H	U,SV	U,SV,P	See page 41	41
	Reserved (004 _H Byte)	020 _H	BE	BE		
P20_IN	Port 20 Input Register	024 _H	U,SV	BE	Application Reset	42

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 68 Register Overview - P20 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
	Reserved (004 _H Byte) (x=0-5)	028 _H +x* 4	BE	BE		
P20_PDR0	Port 20 Pad Driver Mode Register 0	040 _H	U,SV	SV,E,P	See page 45	45
P20_PDR1	Port 20 Pad Driver Mode Register 1	044 _H	U,SV	SV,E,P	See page 50	50
	Reserved (004 _H Byte) (x=0-1)	048 _H +x* 4	BE	BE		
P20_ESR	Port 20 Emergency Stop Register	050 _H	U,SV	SV,E,P	Application Reset	52
	Reserved (004 _H Byte) (x=0-2)	054 _H +x* 4	BE	BE		
P20_PDISC	Port 20 Pin Function Decision Control Register	060 _H	U,SV	SV,E,P	See page 58	58
P20_PCSR	Port 20 Pin Controller Select Register	064 _H	U,SV	SV,SE	Application Reset	63
	Reserved (004 _H Byte) (x=0-1)	068 _H +x* 4	BE	BE		
P20_OMSR0	Port 20 Output Modification Set Register 0	070 _H	U,SV	U,SV,P	Application Reset	69
P20_OMSR4	Port 20 Output Modification Set Register 4	074 _H	U,SV	U,SV,P	Application Reset	72
P20_OMSR8	Port 20 Output Modification Set Register 8	078 _H	U,SV	U,SV,P	Application Reset	74
P20_OMSR12	Port 20 Output Modification Set Register 12	07C _H	U,SV	U,SV,P	Application Reset	75
P20_OMCR0	Port 20 Output Modification Clear Register 0	080 _H	U,SV	U,SV,P	Application Reset	76
P20_OMCR4	Port 20 Output Modification Clear Register 4	084 _H	U,SV	U,SV,P	Application Reset	78
P20_OMCR8	Port 20 Output Modification Clear Register 8	088 _H	U,SV	U,SV,P	Application Reset	81
P20_OMCR12	Port 20 Output Modification Clear Register 12	08C _H	U,SV	U,SV,P	Application Reset	82
P20_OMSR	Port 20 Output Modification Set Register	090 _H	U,SV	U,SV,P	Application Reset	83
P20_OMCR	Port 20 Output Modification Clear Register	094 _H	U,SV	U,SV,P	Application Reset	86
	Reserved (004 _H Byte) (x=0-1)	098 _H +x* 4	BE	BE		

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 68 Register Overview - P20 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
	Reserved (004 _H Byte) (x=0-13)	0C0 _H +x* 4	BE	BE		
P20_ACCEN1	Port 20 Access Enable Register 1	0F8 _H	U,SV	SV,SE	Application Reset	92
P20_ACCEN0	Port 20 Access Enable Register 0	0FC _H	U,SV	SV,SE	Application Reset	94

Table 69 Register Overview - P21 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P21_OUT	Port 21 Output Register	000 _H	U,SV	U,SV,P	Application Reset	26
P21_OMR	Port 21 Output Modification Register	004 _H	U,SV	U,SV,P	Application Reset	30
P21_ID	Port 21 Identification Register	008 _H	U,SV	BE	Application Reset	31
	Reserved (004 _H Byte)	00C _H	BE	BE		
P21_IOCRO	Port 21 Input/Output Control Register 0	010 _H	U,SV	U,SV,P	See page 32	32
P21_IOCRA	Port 21 Input/Output Control Register 4	014 _H	U,SV	U,SV,P	See page 36	36
	Reserved (004 _H Byte)	020 _H	BE	BE		
P21_IN	Port 21 Input Register	024 _H	U,SV	BE	Application Reset	44
	Reserved (004 _H Byte) (x=0-5)	028 _H +x* 4	BE	BE		
P21_PDR0	Port 21 Pad Driver Mode Register 0	040 _H	U,SV	SV,E,P	See page 45	45
	Reserved (004 _H Byte) (x=0-1)	048 _H +x* 4	BE	BE		
P21_ESR	Port 21 Emergency Stop Register	050 _H	U,SV	SV,E,P	Application Reset	56
	Reserved (004 _H Byte) (x=0-2)	054 _H +x* 4	BE	BE		
P21_PDISC	Port 21 Pin Function Decision Control Register	060 _H	U,SV	SV,E,P	See page 62	62
P21_PCSR	Port 21 Pin Controller Select Register	064 _H	U,SV	SV,SE	Application Reset	67
	Reserved (004 _H Byte) (x=0-1)	068 _H +x* 4	BE	BE		

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 69 Register Overview - P21 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P21_OMSR0	Port 21 Output Modification Set Register 0	070 _H	U,SV	U,SV,P	Application Reset	69
P21_OMSR4	Port 21 Output Modification Set Register 4	074 _H	U,SV	U,SV,P	Application Reset	72
P21_OMCR0	Port 21 Output Modification Clear Register 0	080 _H	U,SV	U,SV,P	Application Reset	76
P21_OMCR4	Port 21 Output Modification Clear Register 4	084 _H	U,SV	U,SV,P	Application Reset	78
P21_OMSR	Port 21 Output Modification Set Register	090 _H	U,SV	U,SV,P	Application Reset	86
P21_OMCR	Port 21 Output Modification Clear Register	094 _H	U,SV	U,SV,P	Application Reset	90
	Reserved (004 _H Byte) (x=0-1)	098 _H +x*4	BE	BE		
P21_LPCR _x	Port 21 LVDS Pad Control Register x	0A0 _H +x*4	U,SV	SV,E,P	See page 90	90
	Reserved (004 _H Byte) (x=0-13)	0C0 _H +x*4	BE	BE		
P21_ACCEN1	Port 21 Access Enable Register 1	0F8 _H	U,SV	SV,SE	Application Reset	92
P21_ACCEN0	Port 21 Access Enable Register 0	0FC _H	U,SV	SV,SE	Application Reset	94

Table 70 Register Overview - P22 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P22_OUT	Port 22 Output Register	000 _H	U,SV	U,SV,P	Application Reset	26
P22_OMR	Port 22 Output Modification Register	004 _H	U,SV	U,SV,P	Application Reset	30
P22_ID	Port 22 Identification Register	008 _H	U,SV	BE	Application Reset	31
	Reserved (004 _H Byte)	00C _H	BE	BE		
P22_IOCRO	Port 22 Input/Output Control Register 0	010 _H	U,SV	U,SV,P	See page 32	32
P22_IOCRR4	Port 22 Input/Output Control Register 4	014 _H	U,SV	U,SV,P	See page 36	36
	Reserved (004 _H Byte)	020 _H	BE	BE		
P22_IN	Port 22 Input Register	024 _H	U,SV	BE	Application Reset	44

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 70 Register Overview - P22 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
	Reserved (004 _H Byte) (x=0-5)	028 _H +x* 4	BE	BE		
P22_PDR0	Port 22 Pad Driver Mode Register 0	040 _H	U,SV	SV,E,P	See page 45	45
	Reserved (004 _H Byte) (x=0-1)	048 _H +x* 4	BE	BE		
P22_ESR	Port 22 Emergency Stop Register	050 _H	U,SV	SV,E,P	Application Reset	57
	Reserved (004 _H Byte) (x=0-2)	054 _H +x* 4	BE	BE		
P22_PDISC	Port 22 Pin Function Decision Control Register	060 _H	U,SV	SV,E,P	See page 62	62
P22_PCSR	Port 22 Pin Controller Select Register	064 _H	U,SV	SV,SE	Application Reset	67
	Reserved (004 _H Byte) (x=0-1)	068 _H +x* 4	BE	BE		
P22_OMSR0	Port 22 Output Modification Set Register 0	070 _H	U,SV	U,SV,P	Application Reset	69
P22_OMSR4	Port 22 Output Modification Set Register 4	074 _H	U,SV	U,SV,P	Application Reset	72
P22_OMCR0	Port 22 Output Modification Clear Register 0	080 _H	U,SV	U,SV,P	Application Reset	76
P22_OMCR4	Port 22 Output Modification Clear Register 4	084 _H	U,SV	U,SV,P	Application Reset	78
P22_OMSR	Port 22 Output Modification Set Register	090 _H	U,SV	U,SV,P	Application Reset	86
P22_OMCR	Port 22 Output Modification Clear Register	094 _H	U,SV	U,SV,P	Application Reset	90
	Reserved (004 _H Byte) (x=0-1)	098 _H +x* 4	BE	BE		
	Reserved (004 _H Byte) (x=0-13)	0C0 _H +x* 4	BE	BE		
P22_ACCEN1	Port 22 Access Enable Register 1	0F8 _H	U,SV	SV,SE	Application Reset	92
P22_ACCEN0	Port 22 Access Enable Register 0	0FC _H	U,SV	SV,SE	Application Reset	94

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 71 Register Overview - P23 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P23_OUT	Port 23 Output Register	000 _H	U,SV	U,SV,P	Application Reset	26
P23_OMR	Port 23 Output Modification Register	004 _H	U,SV	U,SV,P	Application Reset	30
P23_ID	Port 23 Identification Register	008 _H	U,SV	BE	Application Reset	32
	Reserved (004 _H Byte)	00C _H	BE	BE		
P23_IOCRO	Port 23 Input/Output Control Register 0	010 _H	U,SV	U,SV,P	See page 35	35
P23_IOCRR4	Port 23 Input/Output Control Register 4	014 _H	U,SV	U,SV,P	See page 36	36
	Reserved (004 _H Byte)	020 _H	BE	BE		
P23_IN	Port 23 Input Register	024 _H	U,SV	BE	Application Reset	44
	Reserved (004 _H Byte) (x=0-5)	028 _H +x*4	BE	BE		
P23_PDR0	Port 23 Pad Driver Mode Register 0	040 _H	U,SV	SV,E,P	See page 45	45
	Reserved (004 _H Byte) (x=0-1)	048 _H +x*4	BE	BE		
P23_ESR	Port 23 Emergency Stop Register	050 _H	U,SV	SV,E,P	Application Reset	57
	Reserved (004 _H Byte) (x=0-2)	054 _H +x*4	BE	BE		
P23_PDISC	Port 23 Pin Function Decision Control Register	060 _H	U,SV	SV,E,P	See page 62	62
P23_PCSR	Port 23 Pin Controller Select Register	064 _H	U,SV	SV,SE	Application Reset	67
	Reserved (004 _H Byte) (x=0-1)	068 _H +x*4	BE	BE		
P23_OMSR0	Port 23 Output Modification Set Register 0	070 _H	U,SV	U,SV,P	Application Reset	71
P23_OMSR4	Port 23 Output Modification Set Register 4	074 _H	U,SV	U,SV,P	Application Reset	72
P23_OMCR0	Port 23 Output Modification Clear Register 0	080 _H	U,SV	U,SV,P	Application Reset	77
P23_OMCR4	Port 23 Output Modification Clear Register 4	084 _H	U,SV	U,SV,P	Application Reset	78
P23_OMSR	Port 23 Output Modification Set Register	090 _H	U,SV	U,SV,P	Application Reset	86

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 71 Register Overview - P23 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P23_OMCR	Port 23 Output Modification Clear Register	094 _H	U,SV	U,SV,P	Application Reset	90
	Reserved (004 _H Byte) (x=0-1)	098 _H +x*4	BE	BE		
	Reserved (004 _H Byte) (x=0-13)	0C0 _H +x*4	BE	BE		
P23_ACCEN1	Port 23 Access Enable Register 1	0F8 _H	U,SV	SV,SE	Application Reset	93
P23_ACCEN0	Port 23 Access Enable Register 0	0FC _H	U,SV	SV,SE	Application Reset	96

Table 72 Register Overview - P32 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P32_OUT	Port 32 Output Register	000 _H	U,SV	U,SV,P	Application Reset	26
P32_OMR	Port 32 Output Modification Register	004 _H	U,SV	U,SV,P	Application Reset	30
P32_ID	Port 32 Identification Register	008 _H	U,SV	BE	Application Reset	32
	Reserved (004 _H Byte)	00C _H	BE	BE		
P32_IOCRO	Port 32 Input/Output Control Register 0	010 _H	U,SV	U,SV,P	See page 35	35
P32_IOCRA	Port 32 Input/Output Control Register 4	014 _H	U,SV	U,SV,P	See page 38	38
	Reserved (004 _H Byte)	020 _H	BE	BE		
P32_IN	Port 32 Input Register	024 _H	U,SV	BE	Application Reset	44
	Reserved (004 _H Byte) (x=0-5)	028 _H +x*4	BE	BE		
P32_PDR0	Port 32 Pad Driver Mode Register 0	040 _H	U,SV	SV,E,P	See page 48	48
	Reserved (004 _H Byte) (x=0-1)	048 _H +x*4	BE	BE		
P32_ESR	Port 32 Emergency Stop Register	050 _H	U,SV	SV,E,P	Application Reset	57
	Reserved (004 _H Byte) (x=0-2)	054 _H +x*4	BE	BE		
P32_PDISC	Port 32 Pin Function Decision Control Register	060 _H	U,SV	SV,E,P	See page 62	62

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 72 Register Overview - P32 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P32_PCSR	Port 32 Pin Controller Select Register	064 _H	U,SV	SV,SE	Application Reset	67
	Reserved (004 _H Byte) (x=0-1)	068 _H +x*4	BE	BE		
P32_OMSR0	Port 32 Output Modification Set Register 0	070 _H	U,SV	U,SV,P	Application Reset	71
P32_OMSR4	Port 32 Output Modification Set Register 4	074 _H	U,SV	U,SV,P	Application Reset	73
P32_OMCR0	Port 32 Output Modification Clear Register 0	080 _H	U,SV	U,SV,P	Application Reset	77
P32_OMCR4	Port 32 Output Modification Clear Register 4	084 _H	U,SV	U,SV,P	Application Reset	80
P32_OMSR	Port 32 Output Modification Set Register	090 _H	U,SV	U,SV,P	Application Reset	86
P32_OMCR	Port 32 Output Modification Clear Register	094 _H	U,SV	U,SV,P	Application Reset	90
	Reserved (004 _H Byte) (x=0-1)	098 _H +x*4	BE	BE		
	Reserved (004 _H Byte) (x=0-13)	0C0 _H +x*4	BE	BE		
P32_ACCEN1	Port 32 Access Enable Register 1	0F8 _H	U,SV	SV,SE	Application Reset	93
P32_ACCEN0	Port 32 Access Enable Register 0	0FC _H	U,SV	SV,SE	Application Reset	96

Table 73 Register Overview - P33 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P33_OUT	Port 33 Output Register	000 _H	U,SV	U,SV,P	Application Reset	23
P33_OMR	Port 33 Output Modification Register	004 _H	U,SV	U,SV,P	Application Reset	26
P33_ID	Port 33 Identification Register	008 _H	U,SV	BE	Application Reset	32
	Reserved (004 _H Byte)	00C _H	BE	BE		
P33_IOCRO	Port 33 Input/Output Control Register 0	010 _H	U,SV	U,SV,P	See page 35	35
P33_IOCRA	Port 33 Input/Output Control Register 4	014 _H	U,SV	U,SV,P	See page 38	38

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 73 Register Overview - P33 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P33_IOC8	Port 33 Input/Output Control Register 8	018 _H	U,SV	U,SV,P	See page 39	39
P33_IOC12	Port 33 Input/Output Control Register 12	01C _H	U,SV	U,SV,P	See page 41	41
	Reserved (004 _H Byte)	020 _H	BE	BE		
P33_IN	Port 33 Input Register	024 _H	U,SV	BE	Application Reset	42
	Reserved (004 _H Byte) (x=0-5)	028 _H +x*4	BE	BE		
P33_PDR0	Port 33 Pad Driver Mode Register 0	040 _H	U,SV	SV,E,P	See page 48	48
P33_PDR1	Port 33 Pad Driver Mode Register 1	044 _H	U,SV	SV,E,P	See page 50	50
	Reserved (004 _H Byte) (x=0-1)	048 _H +x*4	BE	BE		
P33_ESR	Port 33 Emergency Stop Register	050 _H	U,SV	SV,E,P	Application Reset	58
	Reserved (004 _H Byte) (x=0-2)	054 _H +x*4	BE	BE		
P33_PDISC	Port 33 Pin Function Decision Control Register	060 _H	U,SV	SV,E,P	See page 58	58
P33_PCSR	Port 33 Pin Controller Select Register	064 _H	U,SV	SV,SE	Application Reset	68
	Reserved (004 _H Byte) (x=0-1)	068 _H +x*4	BE	BE		
P33_OMSR0	Port 33 Output Modification Set Register 0	070 _H	U,SV	U,SV,P	Application Reset	71
P33_OMSR4	Port 33 Output Modification Set Register 4	074 _H	U,SV	U,SV,P	Application Reset	73
P33_OMSR8	Port 33 Output Modification Set Register 8	078 _H	U,SV	U,SV,P	Application Reset	74
P33_OMSR12	Port 33 Output Modification Set Register 12	07C _H	U,SV	U,SV,P	Application Reset	75
P33_OMCR0	Port 33 Output Modification Clear Register 0	080 _H	U,SV	U,SV,P	Application Reset	77
P33_OMCR4	Port 33 Output Modification Clear Register 4	084 _H	U,SV	U,SV,P	Application Reset	80
P33_OMCR8	Port 33 Output Modification Clear Register 8	088 _H	U,SV	U,SV,P	Application Reset	81
P33_OMCR12	Port 33 Output Modification Clear Register 12	08C _H	U,SV	U,SV,P	Application Reset	82

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 73 Register Overview - P33 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P33_OMSR	Port 33 Output Modification Set Register	090 _H	U,SV	U,SV,P	Application Reset	83
P33_OMCR	Port 33 Output Modification Clear Register	094 _H	U,SV	U,SV,P	Application Reset	86
	Reserved (004 _H Byte) (x=0-1)	098 _H +x* 4	BE	BE		
	Reserved (004 _H Byte) (x=0-13)	0C0 _H +x* 4	BE	BE		
P33_ACCEN1	Port 33 Access Enable Register 1	0F8 _H	U,SV	SV,SE	Application Reset	93
P33_ACCEN0	Port 33 Access Enable Register 0	0FC _H	U,SV	SV,SE	Application Reset	96

Table 74 Register Overview - P34 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P34_OUT	Port 34 Output Register	000 _H	U,SV	U,SV,P	Application Reset	25
P34_OMR	Port 34 Output Modification Register	004 _H	U,SV	U,SV,P	Application Reset	29
P34_ID	Port 34 Identification Register	008 _H	U,SV	BE	Application Reset	32
	Reserved (004 _H Byte)	00C _H	BE	BE		
P34_IOCRO	Port 34 Input/Output Control Register 0	010 _H	U,SV	U,SV,P	See page 35	35
	Reserved (004 _H Byte)	020 _H	BE	BE		
P34_IN	Port 34 Input Register	024 _H	U,SV	BE	Application Reset	44
	Reserved (004 _H Byte) (x=0-5)	028 _H +x* 4	BE	BE		
P34_PDR0	Port 34 Pad Driver Mode Register 0	040 _H	U,SV	SV,E,P	See page 49	49
	Reserved (004 _H Byte) (x=0-1)	048 _H +x* 4	BE	BE		
P34_ESR	Port 34 Emergency Stop Register	050 _H	U,SV	SV,E,P	Application Reset	55
	Reserved (004 _H Byte) (x=0-2)	054 _H +x* 4	BE	BE		
P34_PDISC	Port 34 Pin Function Decision Control Register	060 _H	U,SV	SV,E,P	See page 61	61

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 74 Register Overview - P34 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P34_PCSR	Port 34 Pin Controller Select Register	064 _H	U,SV	SV,SE	Application Reset	69
	Reserved (004 _H Byte) (x=0-1)	068 _H +x*4	BE	BE		
P34_OMSR0	Port 34 Output Modification Set Register 0	070 _H	U,SV	U,SV,P	Application Reset	71
P34_OMCR0	Port 34 Output Modification Clear Register 0	080 _H	U,SV	U,SV,P	Application Reset	77
P34_OMSR	Port 34 Output Modification Set Register	090 _H	U,SV	U,SV,P	Application Reset	85
P34_OMCR	Port 34 Output Modification Clear Register	094 _H	U,SV	U,SV,P	Application Reset	89
	Reserved (004 _H Byte) (x=0-1)	098 _H +x*4	BE	BE		
	Reserved (004 _H Byte) (x=0-13)	0C0 _H +x*4	BE	BE		
P34_ACCEN1	Port 34 Access Enable Register 1	0F8 _H	U,SV	SV,SE	Application Reset	93
P34_ACCEN0	Port 34 Access Enable Register 0	0FC _H	U,SV	SV,SE	Application Reset	96

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

14.3 Pn Registers

14.3.1 SPB bus slave interface

Port 00 Output Register

The port output register determines the value of a GPIO pin when it is selected by Pn_IOC Rx as output. Writing a 0 to a Pn_OUT.Px (x = 0-15) bit position delivers a low level at the corresponding output pin. A high level is output when the corresponding bit is written with a 1. Note that the bits of Pn_OUT.Px can be individually set or cleared by writing appropriate values into the port output modification set register Pn_OMSR or port output modification clear register Pn_OMCR, respectively. The Pn_OUT.Px bits can also be set, cleared or toggled with register Pn_OMR within the same write operation.

P00_OUT

Port 00 Output Register (000_H) **Application Reset Value: 0000 0000_H**

P11_OUT

Port 11 Output Register (000_H) **Application Reset Value: 0000 0000_H**

P20_OUT

Port 20 Output Register (000_H) **Application Reset Value: 0000 0000_H**

P33_OUT

Port 33 Output Register (000_H) **Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P15	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0
rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh

Field	Bits	Type	Description
Px (x=0-15)	x	rwh	Output Bit x This bit determines the level at the output pin Pn.x if the output is selected as GPIO output. Pn.x can also be set or cleared by control bits of the Pn_OMSR, Pn_OMCR or Pn_OMR registers. 0 _B The output level of Pn.x is 0. 1 _B The output level of Pn.x is 1.
0	31:16	r	Reserved Read as 0; should be written with 0.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 75 Access Mode Restrictions sorted by descending priorityApplies to **P00_OUT**Applies to **P11_OUT**Applies to **P20_OUT**Applies to **P33_OUT**

Mode Name	Access Mode		Description
Master enabled in ACCEN	rwh	Px (x=0-15)	write access for enabled masters
Otherwise (default)	rh	Px (x=0-15)	

P02_OUT**Port 02 Output Register** (000_H) **Application Reset Value: 0000 0000_H****P10_OUT****Port 10 Output Register** (000_H) **Application Reset Value: 0000 0000_H****P14_OUT****Port 14 Output Register** (000_H) **Application Reset Value: 0000 0000_H****P15_OUT****Port 15 Output Register** (000_H) **Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0
r	r	r	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh

Field	Bits	Type	Description
Px (x=0-11)	x	rwh	Output Bit x This bit determines the level at the output pin Pn.x if the output is selected as GPIO output. Pn.x can also be set or cleared by control bits of the Pn_OMSR, Pn_OMCR or Pn_OMR registers. 0 _B The output level of Pn.x is 0. 1 _B The output level of Pn.x is 1.
0	15, 14, 13, 12, 31:16	r	Reserved Read as 0; should be written with 0.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 76 Access Mode Restrictions sorted by descending priorityApplies to **P02_OUT**Applies to **P10_OUT**Applies to **P14_OUT**Applies to **P15_OUT**

Mode Name	Access Mode		Description
Master enabled in ACCEN	rwh	Px (x=0-11)	write access for enabled masters
Otherwise (default)	rh	Px (x=0-11)	

P12_OUT**Port 12 Output Register**(000_H)**Application Reset Value: 0000 0000_H****P34_OUT****Port 34 Output Register**(000_H)**Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
							r								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	P3	P2	P1	P0
r	r	r	r	r	r	r	r	r	r	r	r	rwh	rwh	rwh	rwh

Field	Bits	Type	Description
Px (x=0-3)	x	rwh	Output Bit x This bit determines the level at the output pin Pn.x if the output is selected as GPIO output. Pn.x can also be set or cleared by control bits of the Pn_OMSR, Pn_OMCR or Pn_OMR registers. 0 _B The output level of Pn.x is 0. 1 _B The output level of Pn.x is 1.
0	15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 31:16	r	Reserved Read as 0; should be written with 0.

Table 77 Access Mode Restrictions sorted by descending priorityApplies to **P12_OUT**Applies to **P34_OUT**

Mode Name	Access Mode		Description
Master enabled in ACCEN	rwh	Px (x=0-3)	write access for enabled masters
Otherwise (default)	rh	Px (x=0-3)	

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

P21_OUT

Port 21 Output Register

(000_H)Application Reset Value: 0000 0000_H**P22_OUT**

Port 22 Output Register

(000_H)Application Reset Value: 0000 0000_H**P23_OUT**

Port 23 Output Register

(000_H)Application Reset Value: 0000 0000_H**P32_OUT**

Port 32 Output Register

(000_H)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	P7	P6	P5	P4	P3	P2	P1	P0
r	r	r	r	r	r	r	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh

Field	Bits	Type	Description
Px (x=0-7)	x	rwh	Output Bit x This bit determines the level at the output pin Pn.x if the output is selected as GPIO output. Pn.x can also be set or cleared by control bits of the Pn_OMSR, Pn_OMCR or Pn_OMR registers. 0 _B The output level of Pn.x is 0. 1 _B The output level of Pn.x is 1.
0	15, 14, 13, 12, 11, 10, 9, 8, 31:16	r	Reserved Read as 0; should be written with 0.

Table 78 Access Mode Restrictions sorted by descending priorityApplies to **P21_OUT**Applies to **P22_OUT**Applies to **P23_OUT**Applies to **P32_OUT**

Mode Name	Access Mode		Description
Master enabled in ACCEN	rwh	Px (x=0-7)	write access for enabled masters
Otherwise (default)	rh	Px (x=0-7)	

Port 00 Output Modification Register

The port output modification register contains control bits that make it possible to individually set, clear or toggle the logic state of a single port line by manipulating the output register.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

P00_OMRPort 00 Output Modification Register (004_H) Application Reset Value: 0000 0000_H**P11_OMR**Port 11 Output Modification Register (004_H) Application Reset Value: 0000 0000_H**P20_OMR**Port 20 Output Modification Register (004_H) Application Reset Value: 0000 0000_H**P33_OMR**Port 33 Output Modification Register (004_H) Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PCL15	PCL14	PCL13	PCL12	PCL11	PCL10	PCL9	PCL8	PCL7	PCL6	PCL5	PCL4	PCL3	PCL2	PCL1	PCL0
w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PS15	PS14	PS13	PS12	PS11	PS10	PS9	PS8	PS7	PS6	PS5	PS4	PS3	PS2	PS1	PS0
w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0

Field	Bits	Type	Description
PSx (x=0-15)	x	w0	Set Bit x Setting this bit will set or toggle the corresponding bit in the port output register Pn_OUT. Read as 0. The function of this bit is shown in Table 80 . 0 _B No operation 1 _B Sets or toggles Pn_OUT.Px.
PCLx (x=0-15)	x+16	w0	Clear Bit x Setting this bit will clear or toggle the corresponding bit in the port output register Pn_OUT. Read as 0. The function of this bit is shown in Table 80 . 0 _B No operation 1 _B Clears or toggles Pn_OUT.Px.

Table 79 Access Mode Restrictions sorted by descending priorityApplies to [P00_OMR](#)Applies to [P11_OMR](#)Applies to [P20_OMR](#)Applies to [P33_OMR](#)

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=0-15), PSx (x=0-15)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=0-15), PSx (x=0-15)	

Note: Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0. One 8 or 16-bits write behaves as a 32-bit write padded with zeros.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 80 Function of the Bits PCLx and PSx

PCLx	PSx	Function
0	0	Bit Pn_OUT.Px is not changed.
0	1	Bit Pn_OUT.Px is set.
1	0	Bit Pn_OUT.Px is reset.
1	1	Bit Pn_OUT.Px is toggled.

P02_OMR

Port 02 Output Modification Register (004_H) Application Reset Value: 0000 0000_H

P10_OMR

Port 10 Output Modification Register (004_H) Application Reset Value: 0000 0000_H

P14_OMR

Port 14 Output Modification Register (004_H) Application Reset Value: 0000 0000_H

P15_OMR

Port 15 Output Modification Register (004_H) Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	PCL11	PCL10	PCL9	PCL8	PCL7	PCL6	PCL5	PCL4	PCL3	PCL2	PCL1	PCL0
r	r	r	r	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	PS11	PS10	PS9	PS8	PS7	PS6	PS5	PS4	PS3	PS2	PS1	PS0
r	r	r	r	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0

Field	Bits	Type	Description
PSx (x=0-11)	x	w0	Set Bit x Setting this bit will set or toggle the corresponding bit in the port output register Pn_OUT. Read as 0. The function of this bit is shown in Table 80 . 0 _B No operation 1 _B Sets or toggles Pn_OUT.Px.
PCLx (x=0-11)	x+16	w0	Clear Bit x Setting this bit will clear or toggle the corresponding bit in the port output register Pn_OUT. Read as 0. The function of this bit is shown in Table 80 . 0 _B No operation 1 _B Clears or toggles Pn_OUT.Px.
0	15, 14, 13, 12, 31, 30, 29, 28	r	Reserved Read as 0; should be written with 0.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 81 Access Mode Restrictions sorted by descending priorityApplies to **P02_OMR**Applies to **P10_OMR**Applies to **P14_OMR**Applies to **P15_OMR**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=0-11), PSx (x=0-11)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=0-11), PSx (x=0-11)	

P12_OMR**Port 12 Output Modification Register****(004_H)****Application Reset Value: 0000 0000_H****P34_OMR****Port 34 Output Modification Register****(004_H)****Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	PCL3	PCL2	PCL1	PCL0
r	r	r	r	r	r	r	r	r	r	r	r	w0	w0	w0	w0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	PS3	PS2	PS1	PS0
r	r	r	r	r	r	r	r	r	r	r	r	w0	w0	w0	w0

Field	Bits	Type	Description
PSx (x=0-3)	x	w0	Set Bit x Setting this bit will set or toggle the corresponding bit in the port output register Pn_OUT. Read as 0. The function of this bit is shown in Table 80 . 0 _B No operation 1 _B Sets or toggles Pn_OUT.Px.
PCLx (x=0-3)	x+16	w0	Clear Bit x Setting this bit will clear or toggle the corresponding bit in the port output register Pn_OUT. Read as 0. The function of this bit is shown in Table 80 . 0 _B No operation 1 _B Clears or toggles Pn_OUT.Px.
0	15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20	r	Reserved Read as 0; should be written with 0.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 82 Access Mode Restrictions sorted by descending priorityApplies to **P12_OMR**Applies to **P34_OMR**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=0-3), PSx (x=0-3)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=0-3), PSx (x=0-3)	

P21_OMR**Port 21 Output Modification Register (004_H) Application Reset Value: 0000 0000_H****P22_OMR****Port 22 Output Modification Register (004_H) Application Reset Value: 0000 0000_H****P23_OMR****Port 23 Output Modification Register (004_H) Application Reset Value: 0000 0000_H****P32_OMR****Port 32 Output Modification Register (004_H) Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	PCL7	PCL6	PCL5	PCL4	PCL3	PCL2	PCL1	PCL0
r	r	r	r	r	r	r	r	w0	w0	w0	w0	w0	w0	w0	w0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	PS7	PS6	PS5	PS4	PS3	PS2	PS1	PS0
r	r	r	r	r	r	r	r	w0	w0	w0	w0	w0	w0	w0	w0

Field	Bits	Type	Description
PSx (x=0-7)	x	w0	Set Bit x Setting this bit will set or toggle the corresponding bit in the port output register Pn_OUT. Read as 0. The function of this bit is shown in Table 80 . 0 _B No operation 1 _B Sets or toggles Pn_OUT.Px.
PCLx (x=0-7)	x+16	w0	Clear Bit x Setting this bit will clear or toggle the corresponding bit in the port output register Pn_OUT. Read as 0. The function of this bit is shown in Table 80 . 0 _B No operation 1 _B Clears or toggles Pn_OUT.Px.
0	15, 14, 13, 12, 11, 10, 9, 8, 31, 30, 29, 28, 27, 26, 25, 24	r	Reserved Read as 0; should be written with 0.


General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 83 Access Mode Restrictions sorted by descending priorityApplies to **P21_OMR**Applies to **P22_OMR**Applies to **P23_OMR**Applies to **P32_OMR**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=0-7), PSx (x=0-7)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=0-7), PSx (x=0-7)	

Port 00 Identification Register

The module Identification Register ID contains read-only information about the module version.

P00_ID**Port 00 Identification Register** (008_H) **Application Reset Value: 00C8 C0XX_H****P02_ID****Port 02 Identification Register** (008_H) **Application Reset Value: 00C8 C0XX_H****P10_ID****Port 10 Identification Register** (008_H) **Application Reset Value: 00C8 C0XX_H****P11_ID****Port 11 Identification Register** (008_H) **Application Reset Value: 00C8 C0XX_H****P12_ID****Port 12 Identification Register** (008_H) **Application Reset Value: 00C8 C0XX_H****P14_ID****Port 14 Identification Register** (008_H) **Application Reset Value: 00C8 C0XX_H****P15_ID****Port 15 Identification Register** (008_H) **Application Reset Value: 00C8 C0XX_H****P20_ID****Port 20 Identification Register** (008_H) **Application Reset Value: 00C8 C0XX_H****P21_ID****Port 21 Identification Register** (008_H) **Application Reset Value: 00C8 C0XX_H****P22_ID****Port 22 Identification Register** (008_H) **Application Reset Value: 00C8 C0XX_H**

Field	Bits	Type	Description
MODREV	7:0	r	Module Revision Number This bit field indicates the revision number of the TC33xEXT module (01 _H = first revision).

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
MODTYPE	15:8	r	Module Type This bit field is C0 _H . It defines a 32-bit module
MODNUMBER	31:16	r	Module Number This bit field defines the module identification number. The value for the Ports module is 00C8 _H

P23_ID

Port 23 Identification Register (008_H) **Application Reset Value: 00C8 C0XX_H**

P32_ID


Port 32 Identification Register (008_H) **Application Reset Value: 00C8 C0XX_H**

P33_ID

Port 33 Identification Register (008_H) **Application Reset Value: 00C8 C0XX_H**

P34_ID

Port 34 Identification Register (008_H) **Application Reset Value: 00C8 C0XX_H**



Field	Bits	Type	Description
MODREV	7:0	r	Module Revision Number This bit field indicates the revision number of the TC33xEXT module (01 _H = first revision).
MODTYPE	15:8	r	Module Type This bit field is C0 _H . It defines a 32-bit module
MODNUMBER	31:16	r	Module Number This bit field defines the module identification number. The value for the Ports module is 00C8 _H

Port 00 Input/Output Control Register 0

The port input/output control registers select the digital output and input driver functionality and characteristics of a GPIO port pin. Port direction (input or output), pull-up, pull-down, or no pull devices for inputs, and push-pull or open-drain functionality for outputs can be selected by the corresponding bit fields PC_x (x = 0-15). Each 32-bit wide port input/output control register controls four GPIO port lines:

Register Pn_IOCRO controls the Pn.[3:0] port lines

Register Pn_IOCRA controls the Pn.[7:4] port lines

Register Pn_IOCRR controls the Pn.[11:8] port lines

Register Pn_IOCRL controls the Pn.[15:12] port lines

The structure with one control bit field for each port pin located in different register bytes offers the possibility to configure the port pin functionality of a single pin with byte-oriented accesses without accessing the other PC_x bit fields.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

The reset values of 1010 1010_H and 0000 0000_H for Pn_IOC Rx registers represents input pull-up and no input pull device (tri-state mode) being activated, respectively. The switching of the intended mode of the device is controlled by HWCFG6. When a cold reset is activated and HWCFG6=1, the port pins except P33.8, P40 and P41 are set to input pull-up mode, P33.8, P40 and P41 are in tri-state mode as long as PORST is activated. If HWCFG6=0, the pins have the default state of tri-state mode. The pad state can also be configured by software through PMSWCR5.TRISTREQ bit. In the event of a warm reset or wake-up from standby mode, PMSWCR5.TRISTREQ is not affected by reset, hence Pn_IOC Rx registers have the reset values configured as per the last state of the TRISTREQ bit.

Note: In LVDS (RX and TX) operation the IOC R register of both pins of the LVDS pair must be configured as output, i.e. 1xxxx_B. This ensures that the pull devices are disconnected and don't interfere with LVDS operation.

Register Pn_IOC R0 controls the Pn.[3:0] port lines

P00_IOC R0		
Port 00 Input/Output Control Register 0	(010_H)	Reset Value: Table 85
P02_IOC R0		
Port 02 Input/Output Control Register 0	(010_H)	Reset Value: Table 85
P10_IOC R0		
Port 10 Input/Output Control Register 0	(010_H)	Reset Value: Table 85
P11_IOC R0		
Port 11 Input/Output Control Register 0	(010_H)	Reset Value: Table 85
P12_IOC R0		
Port 12 Input/Output Control Register 0	(010_H)	Reset Value: Table 85
P14_IOC R0		
Port 14 Input/Output Control Register 0	(010_H)	Reset Value: Table 85
P15_IOC R0		
Port 15 Input/Output Control Register 0	(010_H)	Reset Value: Table 85
P20_IOC R0		
Port 20 Input/Output Control Register 0	(010_H)	Reset Value: Table 85
P21_IOC R0		
Port 21 Input/Output Control Register 0	(010_H)	Reset Value: Table 85
P22_IOC R0		
Port 22 Input/Output Control Register 0	(010_H)	Reset Value: Table 85

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PC3					0				PC2					0	
rw					r				rw					r	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PC1					0				PC0					0	
rw					r				rw					r	

Field	Bits	Type	Description
PCx (x=0-3)	8*x+7:8*x+3	rw	Port Control for Pin x This bit field defines the Port n line x functionality according to Table 86 .

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
0	26:24, 18:16, 10:8, 2:0	r	Reserved Read as 0; should be written with 0.

Table 84 Access Mode Restrictions sorted by descending priority

Applies to **P00_IOCR0**

Applies to **P02_IOCR0**

Applies to **P10_IOCR0**

Applies to **P11_IOCR0**

Applies to **P12_IOCR0**

Applies to **P14_IOCR0**

Applies to **P15_IOCR0**

Applies to **P20_IOCR0**

Applies to **P21_IOCR0**

Applies to **P22_IOCR0**

Mode Name	Access Mode		Description
Master enabled in ACCEN	rw	PCx (x=0-3)	write access for enabled masters
Otherwise (default)	r	PCx (x=0-3)	

Table 85 Reset Values

Applies to **P00_IOCR0**

Applies to **P02_IOCR0**

Applies to **P10_IOCR0**

Applies to **P11_IOCR0**

Applies to **P12_IOCR0**

Applies to **P14_IOCR0**

Applies to **P15_IOCR0**

Applies to **P20_IOCR0**

Applies to **P21_IOCR0**

Applies to **P22_IOCR0**

Reset Type	Reset Value	Note
Application Reset	0000 0000 _H	HWCFG6 is 0 (tri-state mode)
Application Reset	1010 1010 _H	HWCFG6 is 1 (input pull-up mode)

Port Control Coding

Table 86 describes the coding of the PCx bit fields that determine the port line functionality.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 86 PCx Coding

PCx[4:0]	I/O	Characteristics	Selected Pull-up / Pull-down / Selected Output Function
0XX00 _B	Input	–	No input pull device connected, tri-state mode
0XX01 _B			Input pull-down device connected
0XX10 _B			Input pull-up device connected ¹⁾
0XX11 _B			No input pull device connected, tri-state mode
10000 _B	Output	Push-pull	General-purpose output
10001 _B			Alternate output function 1
10010 _B			Alternate output function 2
10011 _B			Alternate output function 3
10100 _B			Alternate output function 4
10101 _B			Alternate output function 5
10110 _B			Alternate output function 6
10111 _B			Alternate output function 7
11000 _B		Open-drain	General-purpose output
11001 _B			Alternate output function 1
11010 _B			Alternate output function 2
11011 _B			Alternate output function 3
11100 _B			Alternate output function 4
11101 _B			Alternate output function 5
11110 _B			Alternate output function 6
11111 _B			Alternate output function 7

1) This is the default pull device setting after reset for powertrain applications.

P23_IOCRO

Port 23 Input/Output Control Register 0 (010_H) Reset Value: [Table 88](#)

P32_IOCRO

Port 32 Input/Output Control Register 0 (010_H) Reset Value: [Table 88](#)

P33_IOCRO

Port 33 Input/Output Control Register 0 (010_H) Reset Value: [Table 88](#)

P34_IOCRO

Port 34 Input/Output Control Register 0 (010_H) Reset Value: [Table 88](#)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PC3					0	PC2					0				
rw					r	rw					r				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PC1					0	PC0					0				
rw					r	rw					r				

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
PCx (x=0-3)	8*x+7:8*x+3	rw	Port Control for Pin x This bit field defines the Port n line x functionality according to Table 86 .
0	26:24, 18:16, 10:8, 2:0	r	Reserved Read as 0; should be written with 0.

Table 87 Access Mode Restrictions sorted by descending priority

Applies to [P23_IOCRO](#)

Applies to [P32_IOCRO](#)

Applies to [P33_IOCRO](#)

Applies to [P34_IOCRO](#)

Mode Name	Access Mode		Description
Master enabled in ACCEN	rw	PCx (x=0-3)	write access for enabled masters
Otherwise (default)	r	PCx (x=0-3)	

Table 88 Reset Values

Applies to [P23_IOCRO](#)

Applies to [P32_IOCRO](#)

Applies to [P33_IOCRO](#)

Applies to [P34_IOCRO](#)

Reset Type	Reset Value	Note
Application Reset	0000 0000 _H	HWCFG6 is 0 (tri-state mode)
Application Reset	1010 1010 _H	HWCFG6 is 1 (input pull-up mode)

Port 00 Input/Output Control Register 4

Register Pn_IOCRO4 controls the Pn.[7:4] port lines

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

P00_IOC4**Port 00 Input/Output Control Register 4** (014_H)**Reset Value:** [Table 90](#)**P02_IOC4****Port 02 Input/Output Control Register 4** (014_H)**Reset Value:** [Table 90](#)**P10_IOC4****Port 10 Input/Output Control Register 4** (014_H)**Reset Value:** [Table 90](#)**P11_IOC4****Port 11 Input/Output Control Register 4** (014_H)**Reset Value:** [Table 90](#)**P14_IOC4****Port 14 Input/Output Control Register 4** (014_H)**Reset Value:** [Table 90](#)**P15_IOC4****Port 15 Input/Output Control Register 4** (014_H)**Reset Value:** [Table 90](#)**P20_IOC4****Port 20 Input/Output Control Register 4** (014_H)**Reset Value:** [Table 90](#)**P21_IOC4****Port 21 Input/Output Control Register 4** (014_H)**Reset Value:** [Table 90](#)**P22_IOC4****Port 22 Input/Output Control Register 4** (014_H)**Reset Value:** [Table 90](#)**P23_IOC4****Port 23 Input/Output Control Register 4** (014_H)**Reset Value:** [Table 90](#)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PC7						0	PC6						0		
rw						r	rw						r		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PC5						0	PC4						0		
rw						r	rw						r		

Field	Bits	Type	Description
PCx (x=4-7)	8*x-25:8*x-29	rw	Port Control for Port 00 Pin x This bit field defines the Port n line x functionality according to Table 86 .
0	26:24, 18:16, 10:8, 2:0	r	Reserved Read as 0; should be written with 0.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 89 Access Mode Restrictions sorted by descending priorityApplies to **P00_IOC4**Applies to **P02_IOC4**Applies to **P10_IOC4**Applies to **P11_IOC4**Applies to **P14_IOC4**Applies to **P15_IOC4**Applies to **P20_IOC4**Applies to **P21_IOC4**Applies to **P22_IOC4**Applies to **P23_IOC4**

Mode Name	Access Mode		Description
Master enabled in ACCEN	rw	PCx (x=4-7)	write access for enabled masters
Otherwise (default)	r	PCx (x=4-7)	

Table 90 Reset ValuesApplies to **P00_IOC4**Applies to **P02_IOC4**Applies to **P10_IOC4**Applies to **P11_IOC4**Applies to **P14_IOC4**Applies to **P15_IOC4**Applies to **P20_IOC4**Applies to **P21_IOC4**Applies to **P22_IOC4**Applies to **P23_IOC4**

Reset Type	Reset Value	Note
Application Reset	0000 0000 _H	HWCFG6 is 0 (tri-state mode)
Application Reset	1010 1010 _H	HWCFG6 is 1 (input pull-up mode)

P32_IOC4**Port 32 Input/Output Control Register 4 (014_H)****Reset Value: Table 92****P33_IOC4****Port 33 Input/Output Control Register 4 (014_H)****Reset Value: Table 92**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PC7				0				PC6				0			
rw				r				rw				r			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PC5				0				PC4				0			
rw				r				rw				r			

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
PCx (x=4-7)	8*x-25:8*x-29	rw	Port Control for Port 32 Pin x This bit field defines the Port n line x functionality according to Table 86 .
0	26:24, 18:16, 10:8, 2:0	r	Reserved Read as 0; should be written with 0.

Table 91 Access Mode Restrictions sorted by descending priority

Applies to [P32_IOCRA4](#)

Applies to [P33_IOCRA4](#)

Mode Name	Access Mode		Description
Master enabled in ACCEN	rw	PCx (x=4-7)	write access for enabled masters
Otherwise (default)	r	PCx (x=4-7)	

Table 92 Reset Values

Applies to [P32_IOCRA4](#)

Applies to [P33_IOCRA4](#)

Reset Type	Reset Value	Note
Application Reset	0000 0000 _H	HWCFG6 is 0 (tri-state mode)
Application Reset	1010 1010 _H	HWCFG6 is 1 (input pull-up mode)

Port 00 Input/Output Control Register 8

Register Pn_IOCRA8 controls the Pn.[11:8] port lines

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

P00_IOC8**Port 00 Input/Output Control Register 8** (018_H)**Reset Value:** [Table 94](#)**P02_IOC8****Port 02 Input/Output Control Register 8** (018_H)**Reset Value:** [Table 94](#)**P10_IOC8****Port 10 Input/Output Control Register 8** (018_H)**Reset Value:** [Table 94](#)**P11_IOC8****Port 11 Input/Output Control Register 8** (018_H)**Reset Value:** [Table 94](#)**P14_IOC8****Port 14 Input/Output Control Register 8** (018_H)**Reset Value:** [Table 94](#)**P15_IOC8****Port 15 Input/Output Control Register 8** (018_H)**Reset Value:** [Table 94](#)**P20_IOC8****Port 20 Input/Output Control Register 8** (018_H)**Reset Value:** [Table 94](#)**P33_IOC8****Port 33 Input/Output Control Register 8** (018_H)**Reset Value:** [Table 95](#)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PC11				0				PC10				0			
rw				r				rw				r			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PC9				0				PC8				0			
rw				r				rw				r			

Field	Bits	Type	Description
PCx (x=8-11)	8*x-57:8*x-61	rw	Port Control for Port 00 Pin x This bit field defines the Port n line x functionality according to Table 86 .
0	26:24, 18:16, 10:8, 2:0	r	Reserved Read as 0; should be written with 0.

Table 93 Access Mode Restrictions sorted by descending priorityApplies to [P00_IOC8](#)Applies to [P02_IOC8](#)Applies to [P10_IOC8](#)Applies to [P11_IOC8](#)Applies to [P14_IOC8](#)Applies to [P15_IOC8](#)Applies to [P20_IOC8](#)Applies to [P33_IOC8](#)

Mode Name	Access Mode		Description
Master enabled in ACCEN	rw	PCx (x=8-11)	write access for enabled masters
Otherwise (default)	r	PCx (x=8-11)	

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 94 Reset Values variant 1

Applies to **P00_IOCR8**

Applies to **P02_IOCR8**

Applies to **P10_IOCR8**

Applies to **P11_IOCR8**

Applies to **P14_IOCR8**

Applies to **P15_IOCR8**

Applies to **P20_IOCR8**

Reset Type	Reset Value	Note
Application Reset	0000 0000 _H	HWCFG6 is 0 (tri-state mode)
Application Reset	1010 1010 _H	HWCFG6 is 1 (input pull-up mode)

Table 95 Reset Values of **P33_IOCR8**

Reset Type	Reset Value	Note
Application Reset	0000 0000 _H	HWCFG6 is 0 (tri-state mode)
Application Reset	1010 1000 _H	HWCFG6 is 1 (input pull-up mode)

Port 00 Input/Output Control Register 12

Register Pn_IOCR12 controls the Pn.[15:12] port lines

P00_IOCR12

Port 00 Input/Output Control Register 12 (01C_H) Reset Value: [Table 97](#)

P11_IOCR12

Port 11 Input/Output Control Register 12 (01C_H) Reset Value: [Table 97](#)

P20_IOCR12

Port 20 Input/Output Control Register 12 (01C_H) Reset Value: [Table 97](#)

P33_IOCR12

Port 33 Input/Output Control Register 12 (01C_H) Reset Value: [Table 97](#)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PC15				0				PC14				0			
rw				r				rw				r			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PC13				0				PC12				0			
rw				r				rw				r			

Field	Bits	Type	Description
PCx (x=12-15)	8*x-89:8*x-93	rw	Port Control for Port 00 Pin x This bit field defines the Port n line x functionality according to Table 86 .
0	26:24, 18:16, 10:8, 2:0	r	Reserved Read as 0; should be written with 0.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 96 Access Mode Restrictions sorted by descending priority

Applies to **P00_IOC12**

Applies to **P11_IOC12**

Applies to **P20_IOC12**

Applies to **P33_IOC12**

Mode Name	Access Mode		Description
Master enabled in ACCEN	rw	PCx (x=12-15)	write access for enabled masters
Otherwise (default)	r	PCx (x=12-15)	

Table 97 Reset Values

Applies to **P00_IOC12**

Applies to **P11_IOC12**

Applies to **P20_IOC12**

Applies to **P33_IOC12**

Reset Type	Reset Value	Note
Application Reset	0000 0000 _H	HWCFG6 is 0 (tri-state mode)
Application Reset	1010 1010 _H	HWCFG6 is 1 (input pull-up mode)

Port 00 Input Register

The logic level of a GPIO pin can be read via the read-only port input register Pn_IN. Reading the Pn_IN register always returns the current logical value at the GPIO pin independently whether the pin is selected as input or output.

P00_IN

Port 00 Input Register (024_H) **Application Reset Value: 0000 XXXX_H**

P11_IN

Port 11 Input Register (024_H) **Application Reset Value: 0000 XXXX_H**

P20_IN

Port 20 Input Register (024_H) **Application Reset Value: 0000 XXXX_H**

P33_IN

Port 33 Input Register (024_H) **Application Reset Value: 0000 XXXX_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P15	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
Px (x=0-15)	x	rh	Input Bit x This bit indicates the level at the input pin Pn.x. 0 _B The input level of Pn.x is 0. 1 _B The input level of Pn.x is 1.
0	31:16	r	Reserved Read as 0.

P02_IN

Port 02 Input Register (024_H) Application Reset Value: 0000 0XXX_H

P10_IN

Port 10 Input Register (024_H) Application Reset Value: 0000 0XXX_H

P14_IN

Port 14 Input Register (024_H) Application Reset Value: 0000 0XXX_H

P15_IN

Port 15 Input Register (024_H) Application Reset Value: 0000 0XXX_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
							r								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0
r	r	r	r	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
Px (x=0-11)	x	rh	Input Bit x This bit indicates the level at the input pin Pn.x. 0 _B The input level of Pn.x is 0. 1 _B The input level of Pn.x is 1.
0	15, 14, 13, 12, 31:16	r	Reserved Read as 0; should be written with 0.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

P12_IN**Port 12 Input Register****(024_H)****Application Reset Value: 0000 000X_H****P34_IN****Port 34 Input Register****(024_H)****Application Reset Value: 0000 000X_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	P3	P2	P1	P0
r	r	r	r	r	r	r	r	r	r	r	r	rh	rh	rh	rh

Field	Bits	Type	Description
Px (x=0-3)	x	rh	Input Bit x This bit indicates the level at the input pin Pn.x. 0 _B The input level of Pn.x is 0. 1 _B The input level of Pn.x is 1.
0	15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 31:16	r	Reserved Read as 0; should be written with 0.

P21_IN**Port 21 Input Register****(024_H)****Application Reset Value: 0000 00XX_H****P22_IN****Port 22 Input Register****(024_H)****Application Reset Value: 0000 00XX_H****P23_IN****Port 23 Input Register****(024_H)****Application Reset Value: 0000 00XX_H****P32_IN****Port 32 Input Register****(024_H)****Application Reset Value: 0000 00XX_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	P7	P6	P5	P4	P3	P2	P1	P0
r	r	r	r	r	r	r	r	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
Px (x=0-7)	x	rh	Input Bit x This bit indicates the level at the input pin Pn.x. 0 _B The input level of Pn.x is 0. 1 _B The input level of Pn.x is 1.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
0	15, 14, 13, 12, 11, 10, 9, 8, 31:16	r	Reserved Read as 0; should be written with 0.

Port 00 Pad Driver Mode Register 0

P00_PDR0

Port 00 Pad Driver Mode Register 0 (040_H) Reset Value: [Table 99](#)

P02_PDR0

Port 02 Pad Driver Mode Register 0 (040_H) Reset Value: [Table 99](#)

P10_PDR0

Port 10 Pad Driver Mode Register 0 (040_H) Reset Value: [Table 99](#)

P11_PDR0

Port 11 Pad Driver Mode Register 0 (040_H) Reset Value: [Table 99](#)

P14_PDR0

Port 14 Pad Driver Mode Register 0 (040_H) Reset Value: [Table 99](#)

P15_PDR0

Port 15 Pad Driver Mode Register 0 (040_H) Reset Value: [Table 99](#)

P20_PDR0

Port 20 Pad Driver Mode Register 0 (040_H) Reset Value: [Table 99](#)

P21_PDR0

Port 21 Pad Driver Mode Register 0 (040_H) Reset Value: [Table 99](#)

P22_PDR0

Port 22 Pad Driver Mode Register 0 (040_H) Reset Value: [Table 99](#)

P23_PDR0

Port 23 Pad Driver Mode Register 0 (040_H) Reset Value: [Table 99](#)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PL7	PD7	PL6	PD6	PL5	PD5	PL4	PD4								
rw	rw	rw	rw	rw	rw	rw	rw								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PL3	PD3	PL2	PD2	PL1	PD1	PL0	PD0								
rw	rw	rw	rw	rw	rw	rw	rw								

Field	Bits	Type	Description
PDx (x=0-7)	4*x+1:4*x	rw	Pad Driver Mode for Pin x
PLx (x=0-7)	4*x+3:4*x+2	rw	Pad Level Selection for Pin x

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 98 Access Mode Restrictions sorted by descending priority

Applies to **P00_PDR0**

Applies to **P02_PDR0**

Applies to **P10_PDR0**

Applies to **P11_PDR0**

Applies to **P14_PDR0**

Applies to **P15_PDR0**

Applies to **P20_PDR0**

Applies to **P21_PDR0**

Applies to **P22_PDR0**

Applies to **P23_PDR0**

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	PDx (x=0-7), PLx (x=0-7)	write access for enabled masters
Otherwise (default)	r	PDx (x=0-7), PLx (x=0-7)	

Table 99 Reset Values

Applies to **P00_PDR0**

Applies to **P02_PDR0**

Applies to **P10_PDR0**

Applies to **P11_PDR0**

Applies to **P14_PDR0**

Applies to **P15_PDR0**

Applies to **P20_PDR0**

Applies to **P21_PDR0**

Applies to **P22_PDR0**

Applies to **P23_PDR0**

Reset Type	Reset Value	Note
After SSW execution	2222 2222 _H	Initial value in largest package
After SSW execution	---- ---- _H	Initial value package dependent

Output Characteristics

The pad structure of the GPIO lines offers the possibility to select the output driver strength and the slew rate. These two parameters are controlled by the PDx bit fields in the pad driver mode registers Pn_PDR0/1 for output modes. The available modes depend on the respective pad type.

Table 100 Pad Driver Mode Selection for RFast Pads

PDx.1	PDx.0	Speed Grade	Driver Setting
0	0	1	Strong driver, sharp edge ("ss")
0	1	2	Strong driver, medium edge ("sm")
1	0	3	Medium driver ("m")
1	1	4	RGMI driver.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 101 Pad Driver Mode Selection for Fast Pads

PDx.1	PDx.0	Speed Grade	Driver Setting
0	0	1	Strong driver, sharp edge ("ss")
0	1	2	Strong driver, medium edge ("sm")
1	0	3	Medium driver ("m")
1	1	4	TC39x A-Step: Medium driver ("m") Else: Reserved when operating as output. When operating as input see below "Pad Level Selection for Input Function".

Table 102 Pad Driver Mode Selection for Slow Pads

PDx.1	PDx.0	Speed Grade	Driver Setting
X	0	1	Medium driver, sharp edge ("sm") ¹⁾
X	1	2	Medium driver ("m")

1) This setting is marked "sm" as the electrical characteristics are identical to the strong driver medium edge setting. The Data Sheet contains also only common "sm" tables.

Note: The Data Sheet describes the DC characteristics of all pad classes.

TTL/Automotive Input Selection

The input function can operate with different VIH and VIL levels depending on the pad supply voltage, the pad type and the selection done by the PLx bits of the Pn_PDRx as of [Table 103](#). PLx.1 changes additionally the pull-up and pull-down resistors.

Table 103 Pad Level Selection for Input Function

PLx.1	PLx.0	Input Levels
0	X	Automotive level "AL".
1	0	TTL level for 5V pad supply. Degraded TTL level used for CIF when pad supply is 3.3V
1	1	TTL level for 3.3V pad supply.
X	X	Only for pads with RGMII input buffer (marked "RGMII_Input" in the pinning table): <ul style="list-style-type: none"> when PDx.1=1 and PDx.0=1 the input level RGMII is selected. for other PDx values the input level is determined by PLx as for all other pads (first three rows of this table).

LVDS

The default CMOS mode can be switched to LVDS mode in LVDS pads through the LPCRx register.

Pad Driver Mode Registers

This is the general description of the PDR registers. Each port contains its own specific PDR registers, described additionally at each port, that can contain between one and eight PDx fields for PDR0 and PDR1 registers, respectively. Each PDx field controls 1 pin. For coding of PDx, see [Table 100](#), [Table 101](#) and [Table 102](#). Similarly, each PLx bit controls 1 pin. For coding of PLx, see [Table 103](#).

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

The boot software configures the reset value of Pn_PDR0 and Pn_PDR1 registers from 0000 0000_H to 2222 2222_H except for analog ports and if the package doesn't make any of the related pins available. The resulting value depends on the implemented port width. The documented value is valid for the largest package.

P32_PDR0

Port 32 Pad Driver Mode Register 0

(040_H)

Reset Value: [Table 105](#)

P33_PDR0

Port 33 Pad Driver Mode Register 0

(040_H)

Reset Value: [Table 105](#)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PL7		PD7		PL6		PD6		PL5		PD5		PL4		PD4	
rw		rw		rw		rw		rw		rw		rw		rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PL3		PD3		PL2		PD2		PL1		PD1		PL0		PD0	
rw		rw		rw		rw		rw		rw		rw		rw	

Field	Bits	Type	Description
PDx (x=0-7)	4*x+1:4*x	rw	Pad Driver Mode for Pin x
PLx (x=0-7)	4*x+3:4*x+2	rw	Pad Level Selection for Pin x

Table 104 Access Mode Restrictions sorted by descending priority

Applies to [P32_PDR0](#)

Applies to [P33_PDR0](#)

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	PDx (x=0-7), PLx (x=0-7)	write access for enabled masters
Otherwise (default)	r	PDx (x=0-7), PLx (x=0-7)	

Table 105 Reset Values

Applies to [P32_PDR0](#)

Applies to [P33_PDR0](#)

Reset Type	Reset Value	Note
After SSW execution	2222 2222 _H	Initial value in largest package
After SSW execution	---- ---- _H	Initial value package dependent

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

P12_PDR0**Port 12 Pad Driver Mode Register 0** (040_H)**Reset Value:** Table 107**P34_PDR0****Port 34 Pad Driver Mode Register 0** (040_H)**Reset Value:** Table 107

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0				0				0				0			
r				r				r				r			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PL3		PD3		PL2		PD2		PL1		PD1		PL0		PD0	
rw		rw		rw		rw		rw		rw		rw		rw	

Field	Bits	Type	Description
PDx (x=0-3)	4*x+1:4*x	rw	Pad Driver Mode for Pin x
PLx (x=0-3)	4*x+3:4*x+2	rw	Pad Level Selection for Pin x
0	31:28, 27:24, 23:20, 19:16	r	Reserved Read as 0; should be written with 0.

Table 106 Access Mode Restrictions sorted by descending priorityApplies to **P12_PDR0**Applies to **P34_PDR0**

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	PDx (x=0-3), PLx (x=0-3)	write access for enabled masters
Otherwise (default)	r	PDx (x=0-3), PLx (x=0-3)	

Table 107 Reset ValuesApplies to **P12_PDR0**Applies to **P34_PDR0**

Reset Type	Reset Value	Note
After SSW execution	0000 2222 _H	Initial value in largest package
After SSW execution	0000 ---- _H	Initial value package dependent

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Port 00 Pad Driver Mode Register 1

P00_PDR1

Port 00 Pad Driver Mode Register 1 (044_H)

Reset Value: Table 109

P11_PDR1

Port 11 Pad Driver Mode Register 1 (044_H)

Reset Value: Table 109

P20_PDR1

Port 20 Pad Driver Mode Register 1 (044_H)

Reset Value: Table 109

P33_PDR1

Port 33 Pad Driver Mode Register 1 (044_H)

Reset Value: Table 109

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PL15	PD15	PL14	PD14	PL13	PD13	PL12	PD12	PL11	PD11	PL10	PD10	PL9	PD9	PL8	PD8
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PL11	PD11	PL10	PD10	PL9	PD9	PL8	PD8	PL7	PD7	PL6	PD6	PL5	PD5	PL4	PD4
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
PDx (x=8-15)	4*x-31:4*x-32	rw	Pad Driver Mode for Pin x
PLx (x=8-15)	4*x-29:4*x-30	rw	Pad Level Selection for Pin x

Table 108 Access Mode Restrictions sorted by descending priority

Applies to P00_PDR1

Applies to P11_PDR1

Applies to P20_PDR1

Applies to P33_PDR1

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	PDx (x=8-15), PLx (x=8-15)	write access for enabled masters
Otherwise (default)	r	PDx (x=8-15), PLx (x=8-15)	

Table 109 Reset Values

Applies to P00_PDR1

Applies to P11_PDR1

Applies to P20_PDR1

Applies to P33_PDR1

Reset Type	Reset Value	Note
After SSW execution	2222 2222 _H	Initial value in largest package
After SSW execution	---- ---- _H	Initial value package dependent

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

P02_PDR1**Port 02 Pad Driver Mode Register 1** (044_H)**Reset Value:** Table 111**P10_PDR1****Port 10 Pad Driver Mode Register 1** (044_H)**Reset Value:** Table 111**P14_PDR1****Port 14 Pad Driver Mode Register 1** (044_H)**Reset Value:** Table 111**P15_PDR1****Port 15 Pad Driver Mode Register 1** (044_H)**Reset Value:** Table 111

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0				0				0				0			
r				r				r				r			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PL11		PD11		PL10		PD10		PL9		PD9		PL8		PD8	
rw		rw		rw		rw		rw		rw		rw		rw	

Field	Bits	Type	Description
PDx (x=8-11)	4*x-31:4*x-32	rw	Pad Driver Mode for Pin x
PLx (x=8-11)	4*x-29:4*x-30	rw	Pad Level Selection for Pin x
0	31:28, 27:24, 23:20, 19:16	r	Reserved Read as 0; should be written with 0.

Table 110 Access Mode Restrictions sorted by descending priorityApplies to **P02_PDR1**Applies to **P10_PDR1**Applies to **P14_PDR1**Applies to **P15_PDR1**

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	PDx (x=8-11), PLx (x=8-11)	write access for enabled masters
Otherwise (default)	r	PDx (x=8-11), PLx (x=8-11)	

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 111 Reset ValuesApplies to **P02_PDR1**Applies to **P10_PDR1**Applies to **P14_PDR1**Applies to **P15_PDR1**

Reset Type	Reset Value	Note
After SSW execution	0000 2222 _H	Initial value in largest package
After SSW execution	0000 ---- _H	Initial value package dependent

Port 00 Emergency Stop Register**P00_ESR****Port 00 Emergency Stop Register** (050_H) **Application Reset Value: 0000 0000_H****P11_ESR****Port 11 Emergency Stop Register** (050_H) **Application Reset Value: 0000 0000_H****P20_ESR****Port 20 Emergency Stop Register** (050_H) **Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EN15	EN14	EN13	EN12	EN11	EN10	EN9	EN8	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
ENx (x=0-15)	x	rw	Emergency Stop Enable for Pin x This bit enables the emergency stop function for all GPIO lines. If the emergency stop condition is met and enabled, the output selection is automatically switched from alternate output function to GPIO input function. 0 _B Emergency stop function for Pn.x is disabled. 1 _B Emergency stop function for Pn.x is enabled.
0	31:16	r	Reserved Read as 0; should be written with 0.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 112 Access Mode Restrictions sorted by descending priority

Applies to **P00_ESR**

Applies to **P11_ESR**

Applies to **P20_ESR**

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	ENx (x=0-15)	write access for enabled masters
Otherwise (default)	r	ENx (x=0-15)	

Most GPIO lines have an emergency stop logic implemented (see Figure “General Structure of a Port Pin” in the Family chapter).

Each of these GPIO lines has its own emergency stop enable bit ENx that is located in the emergency stop register Pn_ESR of Port n. If the emergency stop signal becomes active, one of two states can be selected:

- Emergency stop function disabled (ENx = 0):
The output line remains connected (alternate function).
- Emergency stop function enabled (ENx = 1):
The mapped output function is disconnected and the safe state is entered by switching to input function with internal pull-up connected or tri-state, depending on the configured reset value of the corresponding Pn_IOCR register through PMSWCR5.TRISTREQ or setting of HWCFG[6]. (the content of the corresponding PCx bit fields in register Pn_IOCR will not be considered).

Exceptions for Emergency Stop Implementation

The Emergency Stop function is available for all GPIO Ports with the following exceptions:

- Not available for P20.2 (General Purpose Input/GPI only, overlaid with Testmode)
- Not available for P40.x and P41.x (analog input ANx overlaid with GPI)
- Not available for P32.0 and P32.1 when using EVRC regulator.
- Not available for P21.2 (used as EMGSTOPB pin).
- Not available for P33.8 (used as EMGSTOPA pin).
- Not available for dedicated I/O without General Purpose Output function (e.g ESRx, TMS, TCK)

The Emergency Stop function can be overruled on the following GPIO Ports:

- P00.x: Emergency Stop can be overruled by the VADC. Overruling can be disabled via the control register P00_PCSR.
- P14.0 and P14.1: Emergency Stop can be overruled in the DXCPL (DAP over CAN physical layer) mode. No Overruling in the DXCM (Debug over can message) mode
- P21.6: Emergency Stop can be overruled in JTAG mode if this pin is used as TDI
- P21.7: Emergency Stop can be overruled in JTAG or Three Pin DAP mode.
- P33.0-7, P33.9-15 and P34.1: Emergency Stop can be overruled by the 8-Bit Standby Controller (SCR), if implemented. Overruling can be disabled via the control register P33_PCSR and P34_PCSR.

On pins with LVDS TX pads the Emergency Stop affects only the CMOS driver not the LVDS driver. Thus only when LPCRx.TX_EN selects CMOS mode the output is switched off. When TX_EN selects LVDS mode the output is not switched off.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

P02_ESR

Port 02 Emergency Stop Register

(050_H)Application Reset Value: 0000 0000_H**P10_ESR**

Port 10 Emergency Stop Register

(050_H)Application Reset Value: 0000 0000_H**P14_ESR**

Port 14 Emergency Stop Register

(050_H)Application Reset Value: 0000 0000_H**P15_ESR**

Port 15 Emergency Stop Register

(050_H)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	EN11	EN10	EN9	EN8	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0
r	r	r	r	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
ENx (x=0-11)	x	rw	Emergency Stop Enable for Pin x This bit enables the emergency stop function for all GPIO lines. If the emergency stop condition is met and enabled, the output selection is automatically switched from alternate output function to GPIO input function. 0 _B Emergency stop function for Pn.x is disabled. 1 _B Emergency stop function for Pn.x is enabled.
0	15, 14, 13, 12, 31:16	r	Reserved Read as 0; should be written with 0.

Table 113 Access Mode Restrictions sorted by descending priorityApplies to **P02_ESR**Applies to **P10_ESR**Applies to **P14_ESR**Applies to **P15_ESR**

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	ENx (x=0-11)	write access for enabled masters
Otherwise (default)	r	ENx (x=0-11)	

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

P12_ESR**Port 12 Emergency Stop Register****(050_H)****Application Reset Value: 0000 0000_H****P34_ESR****Port 34 Emergency Stop Register****(050_H)****Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	EN3	EN2	EN1	EN0
r	r	r	r	r	r	r	r	r	r	r	r	rw	rw	rw	rw

Field	Bits	Type	Description
ENx (x=0-3)	x	rw	Emergency Stop Enable for Pin x This bit enables the emergency stop function for all GPIO lines. If the emergency stop condition is met and enabled, the output selection is automatically switched from alternate output function to GPIO input function. 0 _B Emergency stop function for Pn.x is disabled. 1 _B Emergency stop function for Pn.x is enabled.
0	15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 31:16	r	Reserved Read as 0; should be written with 0.

Table 114 Access Mode Restrictions sorted by descending priorityApplies to **P12_ESR**Applies to **P34_ESR**

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	ENx (x=0-3)	write access for enabled masters
Otherwise (default)	r	ENx (x=0-3)	

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

P21_ESR**Port 21 Emergency Stop Register****(050_H)****Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
							r								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	EN7	EN6	EN5	EN4	EN3	0	EN1	EN0
r	r	r	r	r	r	r	r	rw	rw	rw	rw	rw	r	rw	rw

Field	Bits	Type	Description
ENx (x=0-1,3-7)	x	rw	Emergency Stop Enable for Pin x This bit enables the emergency stop function for all GPIO lines. If the emergency stop condition is met and enabled, the output selection is automatically switched from alternate output function to GPIO input function. 0 _B Emergency stop function for Pn.x is disabled. 1 _B Emergency stop function for Pn.x is enabled.
0	15, 14, 13, 12, 11, 10, 9, 8, 2, 31:16	r	Reserved Read as 0; should be written with 0.

Table 115 Access Mode Restrictions of P21_ESR sorted by descending priority

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	ENx (x=0-1,3-7)	write access for enabled masters
Otherwise (default)	r	ENx (x=0-1,3-7)	

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

P22_ESR**Port 22 Emergency Stop Register****(050_H)****Application Reset Value: 0000 0000_H****P23_ESR****Port 23 Emergency Stop Register****(050_H)****Application Reset Value: 0000 0000_H****P32_ESR****Port 32 Emergency Stop Register****(050_H)****Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0
r	r	r	r	r	r	r	r	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
ENx (x=0-7)	x	rw	Emergency Stop Enable for Pin x This bit enables the emergency stop function for all GPIO lines. If the emergency stop condition is met and enabled, the output selection is automatically switched from alternate output function to GPIO input function. 0 _B Emergency stop function for Pn.x is disabled. 1 _B Emergency stop function for Pn.x is enabled.
0	15, 14, 13, 12, 11, 10, 9, 8, 31:16	r	Reserved Read as 0; should be written with 0.

Table 116 Access Mode Restrictions sorted by descending priorityApplies to **P22_ESR**Applies to **P23_ESR**Applies to **P32_ESR**

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	ENx (x=0-7)	write access for enabled masters
Otherwise (default)	r	ENx (x=0-7)	

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

P33_ESR**Port 33 Emergency Stop Register****(050_H)****Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
							r								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EN15	EN14	EN13	EN12	EN11	EN10	EN9	0	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0
rw	rw	rw	rw	rw	rw	rw	r	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
ENx (x=0-7,9-15)	x	rw	Emergency Stop Enable for Pin x This bit enables the emergency stop function for all GPIO lines. If the emergency stop condition is met and enabled, the output selection is automatically switched from alternate output function to GPIO input function. 0 _B Emergency stop function for Pn.x is disabled. 1 _B Emergency stop function for Pn.x is enabled.
0	8, 31:16	r	Reserved Read as 0; should be written with 0.

Table 117 Access Mode Restrictions of P33_ESR sorted by descending priority

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	ENx (x=0-7,9-15)	write access for enabled masters
Otherwise (default)	r	ENx (x=0-7,9-15)	

Port 00 Pin Function Decision Control Register

The pad structure of the GPIO lines offers the possibility to disable/enable port pad, select digital input or analog ADC input functionalities. Note that Class S pads have different characteristics than other digital input pads. For analog inputs, setting PDISx to 1 disables the Schmitt trigger input buffer, which would otherwise reduce analog input accuracy. For the ADC diagnostic features “PDD” and “MD” however the corresponding PDISx needs to be 0 to allow activation of their pull resistors. This feature can be controlled by individual bits in the Pn_PDISC register, independently from input/output and pull-up/pull-down control functionality as programmed in the Pn_IOCR register. One Pn_PDISC register is assigned to each port.

Note: After reset, all Px_PDISC registers have the reset value of 0000 0000_H. The startup software enables only the pads with digital input/output functionality which are available in that package. P40_PDISC and P41_PDISC are configured by the SSW for analog input function (kept disabled). The documented reset value shows the value in the largest package.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

P00_PDISCPort 00 Pin Function Decision Control Register (060_H)Reset Value: [Table 119](#)**P11_PDISC**Port 11 Pin Function Decision Control Register (060_H)Reset Value: [Table 119](#)**P20_PDISC**Port 20 Pin Function Decision Control Register (060_H)Reset Value: [Table 119](#)**P33_PDISC**Port 33 Pin Function Decision Control Register (060_H)Reset Value: [Table 119](#)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PDIS15	PDIS14	PDIS13	PDIS12	PDIS11	PDIS10	PDIS9	PDIS8	PDIS7	PDIS6	PDIS5	PDIS4	PDIS3	PDIS2	PDIS1	PDIS0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
PDISx (x=0-15)	x	rw	Pin Function Decision Control for Pin x This bit selects the function of the port pad. 0 _B Digital functionality of pad Pn.x is enabled. 1 _B Digital functionality (including pull resistors) of pad Pn.x is disabled. Analog input function (where this is available) can be used.
0	31:16	r	Reserved Read as 0; should be written with 0.

Table 118 Access Mode Restrictions sorted by descending priorityApplies to [P00_PDISC](#)Applies to [P11_PDISC](#)Applies to [P20_PDISC](#)Applies to [P33_PDISC](#)

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	PDISx (x=0-15)	write access for enabled masters
Otherwise (default)	r	PDISx (x=0-15)	

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 119 Reset ValuesApplies to **P00_PDISC**Applies to **P11_PDISC**Applies to **P20_PDISC**Applies to **P33_PDISC**

Reset Type	Reset Value	Note
After SSW execution	0000 0000 _H	Initial value in largest package
After SSW execution	0000 ---- _H	Initial value package dependent

P02_PDISC**Port 02 Pin Function Decision Control Register (060_H)****Reset Value: Table 121****P10_PDISC****Port 10 Pin Function Decision Control Register (060_H)****Reset Value: Table 121****P14_PDISC****Port 14 Pin Function Decision Control Register (060_H)****Reset Value: Table 121****P15_PDISC****Port 15 Pin Function Decision Control Register (060_H)****Reset Value: Table 121**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
							r								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	PDIS1 1	PDIS1 0	PDIS9	PDIS8	PDIS7	PDIS6	PDIS5	PDIS4	PDIS3	PDIS2	PDIS1	PDIS0
r	r	r	r	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
PDISx (x=0-11)	x	rw	Pin Function Decision Control for Pin x This bit selects the function of the port pad. 0 _B Digital functionality of pad Pn.x is enabled. 1 _B Digital functionality (including pull resistors) of pad Pn.x is disabled. Analog input function (where this is available) can be used.
0	15, 14, 13, 12, 31:16	r	Reserved Read as 0; should be written with 0.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 120 Access Mode Restrictions sorted by descending priority

Applies to **P02_PDISC**

Applies to **P10_PDISC**

Applies to **P14_PDISC**

Applies to **P15_PDISC**

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	PDISx (x=0-11)	write access for enabled masters
Otherwise (default)	r	PDISx (x=0-11)	

Table 121 Reset Values

Applies to **P02_PDISC**

Applies to **P10_PDISC**

Applies to **P14_PDISC**

Applies to **P15_PDISC**

Reset Type	Reset Value	Note
After SSW execution	0000 0000 _H	Initial value in largest package
After SSW execution	0000 0--- _H	Initial value package dependent

P12_PDISC
Port 12 Pin Function Decision Control Register (060_H)
Reset Value: Table 123
P34_PDISC
Port 34 Pin Function Decision Control Register (060_H)
Reset Value: Table 123

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								0							
								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	PDIS3	PDIS2	PDIS1	PDIS0
r	r	r	r	r	r	r	r	r	r	r	r	rw	rw	rw	rw

Field	Bits	Type	Description
PDISx (x=0-3)	x	rw	Pin Function Decision Control for Pin x This bit selects the function of the port pad. 0 _B Digital functionality of pad Pn.x is enabled. 1 _B Digital functionality (including pull resistors) of pad Pn.x is disabled. Analog input function (where this is available) can be used.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
0	15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 31:16	r	Reserved Read as 0; should be written with 0.

Table 122 Access Mode Restrictions sorted by descending priorityApplies to **P12_PDISC**Applies to **P34_PDISC**

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	PDISx (x=0-3)	write access for enabled masters
Otherwise (default)	r	PDISx (x=0-3)	

Table 123 Reset ValuesApplies to **P12_PDISC**Applies to **P34_PDISC**

Reset Type	Reset Value	Note
After SSW execution	0000 0000 _H	Initial value in largest package
After SSW execution	0000 000- _H	Initial value package dependent

P21_PDISC**Port 21 Pin Function Decision Control Register (060_H)****Reset Value: Table 125****P22_PDISC****Port 22 Pin Function Decision Control Register (060_H)****Reset Value: Table 125****P23_PDISC****Port 23 Pin Function Decision Control Register (060_H)****Reset Value: Table 125****P32_PDISC****Port 32 Pin Function Decision Control Register (060_H)****Reset Value: Table 125**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								0							
								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	PDIS7	PDIS6	PDIS5	PDIS4	PDIS3	PDIS2	PDIS1	PDIS0
r	r	r	r	r	r	r	r	rw	rw	rw	rw	rw	rw	rw	rw

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
PDISx (x=0-7)	x	rw	Pin Function Decision Control for Pin x This bit selects the function of the port pad. 0 _B Digital functionality of pad Pn.x is enabled. 1 _B Digital functionality (including pull resistors) of pad Pn.x is disabled. Analog input function (where this is available) can be used.
0	15, 14, 13, 12, 11, 10, 9, 8, 31:16	r	Reserved Read as 0; should be written with 0.

Table 124 Access Mode Restrictions sorted by descending priorityApplies to **P21_PDISC**Applies to **P22_PDISC**Applies to **P23_PDISC**Applies to **P32_PDISC**

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	PDISx (x=0-7)	write access for enabled masters
Otherwise (default)	r	PDISx (x=0-7)	

Table 125 Reset ValuesApplies to **P21_PDISC**Applies to **P22_PDISC**Applies to **P23_PDISC**Applies to **P32_PDISC**

Reset Type	Reset Value	Note
After SSW execution	0000 0000 _H	Initial value in largest package
After SSW execution	0000 00-- _H	Initial value package dependent

Port 00 Pin Controller Select Register

This register has different functionality in each port:

- In Ports shared with the standby controller (SCR) it selects if the SCR or the Tricore system control data and control functions of these port lines.
- In Ports with analog inputs to the EVADC it enables control of pull by the EVADC for the Pull Down Diagnostics (PDD) / Multiplexer Diagnostics (MD) feature.
- In Ports with Ethernet output it selects between alternate output and fast RGMII/RMII/MII mode.
- In Ports with SMU FSP pin (P33.8) the PCSR.SEL bit enables the SMU to override pad configuration signals. Therefore this bit has the reset value 1_B and shall be kept 1_B by the application. The SMU override is documented in the SMU chapter (see SMU_PCTL.PCFG and Figure “SMU/PAD Control Interface to the PADs”).

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

P00_PCSR**Port 00 Pin Controller Select Register****(064_H)****Application Reset Value: 0000 0000_H****P20_PCSR****Port 20 Pin Controller Select Register****(064_H)****Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0								0							
r								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
Rx (x=0-15)	x	rw	Reserved Read as 0; should be written with 0.
0	30:16, 31	r	Reserved Read as 0; should be written with 0.

Table 126 Access Mode Restrictions sorted by descending priorityApplies to **P00_PCSR**Applies to **P20_PCSR**

Mode Name	Access Mode		Description
Supervisor Mode and Safety ENDINIT	r	Rx (x=0-15)	write access only for masters with supervisor mode
Otherwise (default)	r	Rx (x=0-15)	

P02_PCSR**Port 02 Pin Controller Select Register****(064_H)****Application Reset Value: 0000 0000_H****P10_PCSR****Port 10 Pin Controller Select Register****(064_H)****Application Reset Value: 0000 0000_H****P14_PCSR****Port 14 Pin Controller Select Register****(064_H)****Application Reset Value: 0000 0000_H****P15_PCSR****Port 15 Pin Controller Select Register****(064_H)****Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0								0							
r								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0
r	r	r	r	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
Rx (x=0-11)	x	rw	Reserved Read as 0; should be written with 0.
0	15, 14, 13, 12, 30:16, 31	r	Reserved Read as 0; should be written with 0.

Table 127 Access Mode Restrictions sorted by descending priorityApplies to **P02_PCSR**Applies to **P10_PCSR**Applies to **P14_PCSR**Applies to **P15_PCSR**

Mode Name	Access Mode		Description
Supervisor Mode and Safety ENDINIT	r	Rx (x=0-11)	write access only for masters with supervisor mode
Otherwise (default)	r	Rx (x=0-11)	

P11_PCSR**Port 11 Pin Controller Select Register****(064_H)****Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0								0							
r								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R15	R14	R13	R12	R11	R10	R9	R8	R7	SEL6	R5	SEL4	SEL3	SEL2	SEL1	SEL0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
SELx (x=0-4,6)	x	rw	Output Select for Pin x This bit enables or disables alternate/fast Ethernet output. 0 _B Ethernet output via ports alternate output of pin x. 1 _B Ethernet output via fast RGMII/RMII/MII mode of pin x.
Rx (x=5,7-15)	x	rw	Reserved Read as 0; should be written with 0.
0	30:16, 31	r	Reserved Read as 0; should be written with 0.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 128 Access Mode Restrictions of **P11_PCSR** sorted by descending priority

Mode Name	Access Mode		Description
Supervisor Mode and Safety ENDINIT	r	Rx (x=5,7-15)	write access only for masters with supervisor mode
	rw	SELx (x=0-4,6)	
Otherwise (default)	r	Rx (x=5,7-15), SELx (x=0-4,6)	

P12_PCSR**Port 12 Pin Controller Select Register**(064_H)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0								0							
r								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	R3	R2	R1	R0
r	r	r	r	r	r	r	r	r	r	r	r	rw	rw	rw	rw

Field	Bits	Type	Description
Rx (x=0-3)	x	rw	Reserved Read as 0; should be written with 0.
0	15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 30:16, 31	r	Reserved Read as 0; should be written with 0.

Table 129 Access Mode Restrictions of **P12_PCSR** sorted by descending priority

Mode Name	Access Mode		Description
Supervisor Mode and Safety ENDINIT	r	Rx (x=0-3)	write access only for masters with supervisor mode
Otherwise (default)	r	Rx (x=0-3)	

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

P21_PCSRPort 21 Pin Controller Select Register (064_H) Application Reset Value: 0000 0000_H**P22_PCSR**Port 22 Pin Controller Select Register (064_H) Application Reset Value: 0000 0000_H**P23_PCSR**Port 23 Pin Controller Select Register (064_H) Application Reset Value: 0000 0000_H**P32_PCSR**Port 32 Pin Controller Select Register (064_H) Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0								0							
r								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	R7	R6	R5	R4	R3	R2	R1	R0
r	r	r	r	r	r	r	r	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
Rx (x=0-7)	x	rw	Reserved Read as 0; should be written with 0.
0	15, 14, 13, 12, 11, 10, 9, 8, 30:16, 31	r	Reserved Read as 0; should be written with 0.

Table 130 Access Mode Restrictions sorted by descending priorityApplies to **P21_PCSR**Applies to **P22_PCSR**Applies to **P23_PCSR**Applies to **P32_PCSR**

Mode Name	Access Mode		Description
Supervisor Mode and Safety ENDINIT	r	Rx (x=0-7)	write access only for masters with supervisor mode
Otherwise (default)	r	Rx (x=0-7)	

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

P33_PCSR

Port 33 Pin Controller Select Register

(064_H)Application Reset Value: 0000 0100_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LCK	0														
rh	r														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SEL15	SEL14	SEL13	SEL12	SEL11	SEL10	SEL9	SEL8	SEL7	SEL6	SEL5	SEL4	SEL3	SEL2	SEL1	SEL0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
SELx (x=0-7,9-15)	x	rw	Output Select for Pin x This bit enables or disables SCR control. 0 _B Tricore selected for data and control of pin x and not SCR. 1 _B SCR selected for data and control of pin x.
SELx (x=8)	x	rw	Output Select for Pin x This bit enables or disables SMU to override pad configuration. 0 _B Disable SMU override of pad configuration for FSP pin x. 1 _B Enable SMU to override pad configuration for FSP pin x.
LCK	31	rh	Lock Status This bit indicates if the register can be updated with a new value or if the register is locked due to an ongoing transfer to the SCR and a write action from the bus has no effect. In Ports without SCR overlay this bit is always 0 _B . 0 _B The register is unlocked and can be updated. 1 _B The register is locked (a write transfer to SCR is ongoing) and can not be updated.
0	30:16	r	Reserved Read as 0; should be written with 0.

Table 131 Access Mode Restrictions of P33_PCSR sorted by descending priority

Mode Name	Access Mode		Description
Supervisor Mode and Safety ENDINIT	rh	LCK	write access only for masters with supervisor mode
	rw	SELx (x=0-7,9-15), SELx (x=8)	
Otherwise (default)	r	SELx (x=0-7,9-15), SELx (x=8)	
	rh	LCK	

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

P34_PCSR**Port 34 Pin Controller Select Register****(064_H)****Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LCK								0							
rh								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	R3	R2	SEL1	R0
r	r	r	r	r	r	r	r	r	r	r	r	rw	rw	rw	rw

Field	Bits	Type	Description
SELx (x=1)	x	rw	Output Select for Pin x This bit enables or disables SCR control. 0 _B Tricore selected for data and control of pin x and not SCR. 1 _B SCR selected for data and control of pin x.
Rx (x=0,2-3)	x	rw	Reserved Read as 0; should be written with 0.
LCK	31	rh	Lock Status This bit indicates if the register can be updated with a new value or if the register is locked due to an ongoing transfer to the SCR and a write action from the bus has no effect. In Ports without SCR overlay this bit is always 0 _B . 0 _B The register is unlocked and can be updated. 1 _B The register is locked (a write transfer to SCR is ongoing) and can not be updated.
0	15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 30:16	r	Reserved Read as 0; should be written with 0.

Table 132 Access Mode Restrictions of P34_PCSR sorted by descending priority

Mode Name	Access Mode		Description
Supervisor Mode and Safety ENDINIT	r	Rx (x=0,2-3)	write access only for masters with supervisor mode
	rh	LCK	
	rw	SELx (x=1)	
Otherwise (default)	r	Rx (x=0,2-3), SELx (x=1)	
	rh	LCK	

Port 00 Output Modification Set Register 0


The port output modification set register x, (x = 0, 4, 8, 12) contains control bits to individually set the logic state of a single port line by manipulating the output register.

Note: Registers Pn_OMSRx (x = 0, 4, 8, 12) are virtual and does not contain any flip-flop. A read action delivers the value of 0. One 8 or 16-bits write behaves as a 32-bit write padded with zeros.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Register Pn_OMSR0 sets the logic state of Pn.[3:0] port lines

P00_OMSR0		
Port 00 Output Modification Set Register 0	(070_H)	Application Reset Value: 0000 0000_H
P02_OMSR0		
Port 02 Output Modification Set Register 0	(070_H)	Application Reset Value: 0000 0000_H
P10_OMSR0		
Port 10 Output Modification Set Register 0	(070_H)	Application Reset Value: 0000 0000_H
P11_OMSR0		
Port 11 Output Modification Set Register 0	(070_H)	Application Reset Value: 0000 0000_H
P12_OMSR0		
Port 12 Output Modification Set Register 0	(070_H)	Application Reset Value: 0000 0000_H
P14_OMSR0		
Port 14 Output Modification Set Register 0	(070_H)	Application Reset Value: 0000 0000_H
P15_OMSR0		
Port 15 Output Modification Set Register 0	(070_H)	Application Reset Value: 0000 0000_H
P20_OMSR0		
Port 20 Output Modification Set Register 0	(070_H)	Application Reset Value: 0000 0000_H
P21_OMSR0		
Port 21 Output Modification Set Register 0	(070_H)	Application Reset Value: 0000 0000_H
P22_OMSR0		
Port 22 Output Modification Set Register 0	(070_H)	Application Reset Value: 0000 0000_H




Field	Bits	Type	Description
PSx (x=0-3)	x	w0	Set Bit x Setting this bit will set the corresponding bit in the port output register Pn_OUT. Read as 0. 0 _B No operation 1 _B Sets Pn_OUT.Px
0	31:4	r	Reserved Read as 0; should be written with 0.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 133 Access Mode Restrictions sorted by descending priorityApplies to **P00_OMSR0**Applies to **P02_OMSR0**Applies to **P10_OMSR0**Applies to **P11_OMSR0**Applies to **P12_OMSR0**Applies to **P14_OMSR0**Applies to **P15_OMSR0**Applies to **P20_OMSR0**Applies to **P21_OMSR0**Applies to **P22_OMSR0**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PSx (x=0-3)	write access for enabled masters
Otherwise (default)	r0	PSx (x=0-3)	

P23_OMSR0**Port 23 Output Modification Set Register 0** (070_H) **Application Reset Value: 0000 0000_H****P32_OMSR0****Port 32 Output Modification Set Register 0** (070_H) **Application Reset Value: 0000 0000_H****P33_OMSR0****Port 33 Output Modification Set Register 0** (070_H) **Application Reset Value: 0000 0000_H****P34_OMSR0****Port 34 Output Modification Set Register 0** (070_H) **Application Reset Value: 0000 0000_H**

Field	Bits	Type	Description
PSx (x=0-3)	x	w0	Set Bit x Setting this bit will set the corresponding bit in the port output register Pn_OUT. Read as 0. 0 _B No operation 1 _B Sets Pn_OUT.Px
0	31:4	r	Reserved Read as 0; should be written with 0.


General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 134 Access Mode Restrictions sorted by descending priorityApplies to **P23_OMSR0**Applies to **P32_OMSR0**Applies to **P33_OMSR0**Applies to **P34_OMSR0**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PSx (x=0-3)	write access for enabled masters
Otherwise (default)	r0	PSx (x=0-3)	

Port 00 Output Modification Set Register 4

Register Pn_OMSR4 sets the logic state of Pn.[7:4] port lines


P00_OMSR4**Port 00 Output Modification Set Register 4 (074_H) Application Reset Value: 0000 0000_H****P02_OMSR4****Port 02 Output Modification Set Register 4 (074_H) Application Reset Value: 0000 0000_H****P10_OMSR4****Port 10 Output Modification Set Register 4 (074_H) Application Reset Value: 0000 0000_H****P11_OMSR4****Port 11 Output Modification Set Register 4 (074_H) Application Reset Value: 0000 0000_H****P14_OMSR4****Port 14 Output Modification Set Register 4 (074_H) Application Reset Value: 0000 0000_H****P15_OMSR4****Port 15 Output Modification Set Register 4 (074_H) Application Reset Value: 0000 0000_H****P20_OMSR4****Port 20 Output Modification Set Register 4 (074_H) Application Reset Value: 0000 0000_H****P21_OMSR4****Port 21 Output Modification Set Register 4 (074_H) Application Reset Value: 0000 0000_H****P22_OMSR4****Port 22 Output Modification Set Register 4 (074_H) Application Reset Value: 0000 0000_H****P23_OMSR4****Port 23 Output Modification Set Register 4 (074_H) Application Reset Value: 0000 0000_H**

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
PSx (x=4-7)	x	w0	Set Bit x Setting this bit will set the corresponding bit in the port output register Pn_OUT. Read as 0. 0 _B No operation 1 _B Sets Pn_OUT.Px
0	3:0, 31:8	r	Reserved Read as 0; should be written with 0.

Table 135 Access Mode Restrictions sorted by descending priorityApplies to **P00_OMSR4**Applies to **P02_OMSR4**Applies to **P10_OMSR4**Applies to **P11_OMSR4**Applies to **P14_OMSR4**Applies to **P15_OMSR4**Applies to **P20_OMSR4**Applies to **P21_OMSR4**Applies to **P22_OMSR4**Applies to **P23_OMSR4**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PSx (x=4-7)	write access for enabled masters
Otherwise (default)	r0	PSx (x=4-7)	

P32_OMSR4**Port 32 Output Modification Set Register 4 (074_H)****Application Reset Value: 0000 0000_H****P33_OMSR4****Port 33 Output Modification Set Register 4 (074_H)****Application Reset Value: 0000 0000_H**

Field	Bits	Type	Description
PSx (x=4-7)	x	w0	Set Bit x Setting this bit will set the corresponding bit in the port output register Pn_OUT. Read as 0. 0 _B No operation 1 _B Sets Pn_OUT.Px

General Purpose I/O Ports and Peripheral I/O Lines (Ports)


Field	Bits	Type	Description
0	3:0, 31:8	r	Reserved Read as 0; should be written with 0.

Table 136 Access Mode Restrictions sorted by descending priorityApplies to **P32_OMSR4**Applies to **P33_OMSR4**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PSx (x=4-7)	write access for enabled masters
Otherwise (default)	r0	PSx (x=4-7)	

Port 00 Output Modification Set Register 8

Register Pn_OMSR8 sets the logic state of Pn.[11:8] port lines

P00_OMSR8**Port 00 Output Modification Set Register 8 (078_H) Application Reset Value: 0000 0000_H****P02_OMSR8****Port 02 Output Modification Set Register 8 (078_H) Application Reset Value: 0000 0000_H****P10_OMSR8****Port 10 Output Modification Set Register 8 (078_H) Application Reset Value: 0000 0000_H****P11_OMSR8****Port 11 Output Modification Set Register 8 (078_H) Application Reset Value: 0000 0000_H****P14_OMSR8****Port 14 Output Modification Set Register 8 (078_H) Application Reset Value: 0000 0000_H****P15_OMSR8****Port 15 Output Modification Set Register 8 (078_H) Application Reset Value: 0000 0000_H****P20_OMSR8****Port 20 Output Modification Set Register 8 (078_H) Application Reset Value: 0000 0000_H****P33_OMSR8****Port 33 Output Modification Set Register 8 (078_H) Application Reset Value: 0000 0000_H**

Field	Bits	Type	Description
PSx (x=8-11)	x	w0	Set Bit x Setting this bit will set the corresponding bit in the port output register Pn_OUT. Read as 0. 0 _B No operation 1 _B Sets Pn_OUT.Px

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
0	7:0, 31:12	r	Reserved Read as 0; should be written with 0.

Table 137 Access Mode Restrictions sorted by descending priorityApplies to **P00_OMSR8**Applies to **P02_OMSR8**Applies to **P10_OMSR8**Applies to **P11_OMSR8**Applies to **P14_OMSR8**Applies to **P15_OMSR8**Applies to **P20_OMSR8**Applies to **P33_OMSR8**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PSx (x=8-11)	write access for enabled masters
Otherwise (default)	r0	PSx (x=8-11)	

Port 00 Output Modification Set Register 12

Register Pn_OMSR12 sets the logic state of Pn.[15:12] port lines

P00_OMSR12**Port 00 Output Modification Set Register 12 (07C_H) Application Reset Value: 0000 0000_H****P11_OMSR12****Port 11 Output Modification Set Register 12 (07C_H) Application Reset Value: 0000 0000_H****P20_OMSR12****Port 20 Output Modification Set Register 12 (07C_H) Application Reset Value: 0000 0000_H****P33_OMSR12****Port 33 Output Modification Set Register 12 (07C_H) Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PS15	PS14	PS13	PS12	0											
w0	w0	w0	w0	r											

Field	Bits	Type	Description
PSx (x=12-15)	x	w0	Set Bit x Setting this bit will set the corresponding bit in the port output register Pn_OUT. Read as 0. 0 _B No operation 1 _B Sets Pn_OUT.Px
0	11:0, 31:16	r	Reserved Read as 0; should be written with 0.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 138 Access Mode Restrictions sorted by descending priorityApplies to **P00_OMSR12**Applies to **P11_OMSR12**Applies to **P20_OMSR12**Applies to **P33_OMSR12**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PSx (x=12-15)	write access for enabled masters
Otherwise (default)	r0	PSx (x=12-15)	

Port 00 Output Modification Clear Register 0

The port output modification clear register x, (x = 0, 4, 8, 12) contains control bits to individually clear the logic state of a single port line by manipulating the output register.

Note: Registers Pn_OMCRx (x = 0, 4, 8, 12) are virtual and does not contain any flip-flop. A read action delivers the value of 0. One 8 or 16-bits write behaves as a 32-bit write padded with zeros.

Register Pn_OMCR0 clears the logic state of Pn.[3:0] port lines

P00_OMCR0

Port 00 Output Modification Clear Register 0 (080_H) **Application Reset Value: 0000 0000_H**

P02_OMCR0

Port 02 Output Modification Clear Register 0 (080_H) **Application Reset Value: 0000 0000_H**

P10_OMCR0

Port 10 Output Modification Clear Register 0 (080_H) **Application Reset Value: 0000 0000_H**

P11_OMCR0

Port 11 Output Modification Clear Register 0 (080_H) **Application Reset Value: 0000 0000_H**

P12_OMCR0

Port 12 Output Modification Clear Register 0 (080_H) **Application Reset Value: 0000 0000_H**

P14_OMCR0

Port 14 Output Modification Clear Register 0 (080_H) **Application Reset Value: 0000 0000_H**

P15_OMCR0

Port 15 Output Modification Clear Register 0 (080_H) **Application Reset Value: 0000 0000_H**

P20_OMCR0


Port 20 Output Modification Clear Register 0 (080_H) **Application Reset Value: 0000 0000_H**

P21_OMCR0

Port 21 Output Modification Clear Register 0 (080_H) **Application Reset Value: 0000 0000_H**

P22_OMCR0

Port 22 Output Modification Clear Register 0 (080_H) **Application Reset Value: 0000 0000_H**



General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
PCLx (x=0-3)	x+16	w0	Clear Bit x Setting this bit will clear the corresponding bit in the port output register Pn_OUT. Read as 0. 0 _B No operation 1 _B Clears Pn_OUT.Px
0	15:0, 31:20	r	Reserved Read as 0; should be written with 0.

Table 139 Access Mode Restrictions sorted by descending priorityApplies to **P00_OMCR0**Applies to **P02_OMCR0**Applies to **P10_OMCR0**Applies to **P11_OMCR0**Applies to **P12_OMCR0**Applies to **P14_OMCR0**Applies to **P15_OMCR0**Applies to **P20_OMCR0**Applies to **P21_OMCR0**Applies to **P22_OMCR0**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=0-3)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=0-3)	

P23_OMCR0**Port 23 Output Modification Clear Register 0 (080_H)****Application Reset Value: 0000 0000_H****P32_OMCR0****Port 32 Output Modification Clear Register 0 (080_H)****Application Reset Value: 0000 0000_H****P33_OMCR0****Port 33 Output Modification Clear Register 0 (080_H)****Application Reset Value: 0000 0000_H****P34_OMCR0****Port 34 Output Modification Clear Register 0 (080_H)****Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0												PCL3	PCL2	PCL1	PCL0
r												w0	w0	w0	w0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0															
r															

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
PCLx (x=0-3)	x+16	w0	Clear Bit x Setting this bit will clear the corresponding bit in the port output register Pn_OUT. Read as 0. 0 _B No operation 1 _B Clears Pn_OUT.Px
0	15:0, 31:20	r	Reserved Read as 0; should be written with 0.

Table 140 Access Mode Restrictions sorted by descending priority

Applies to **P23_OMCR0**

Applies to **P32_OMCR0**

Applies to **P33_OMCR0**


Applies to **P34_OMCR0**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=0-3)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=0-3)	

Port 00 Output Modification Clear Register 4

Register Pn_OMCR4 clears the logic state of Pn.[7:4] port lines

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

P00_OMCR4**Port 00 Output Modification Clear Register 4 (084_H)****Application Reset Value: 0000 0000_H****P02_OMCR4****Port 02 Output Modification Clear Register 4 (084_H)****Application Reset Value: 0000 0000_H****P10_OMCR4****Port 10 Output Modification Clear Register 4 (084_H)****Application Reset Value: 0000 0000_H****P11_OMCR4****Port 11 Output Modification Clear Register 4 (084_H)****Application Reset Value: 0000 0000_H****P14_OMCR4****Port 14 Output Modification Clear Register 4 (084_H)****Application Reset Value: 0000 0000_H****P15_OMCR4****Port 15 Output Modification Clear Register 4 (084_H)****Application Reset Value: 0000 0000_H****P20_OMCR4****Port 20 Output Modification Clear Register 4 (084_H)****Application Reset Value: 0000 0000_H****P21_OMCR4****Port 21 Output Modification Clear Register 4 (084_H)****Application Reset Value: 0000 0000_H****P22_OMCR4****Port 22 Output Modification Clear Register 4 (084_H)****Application Reset Value: 0000 0000_H****P23_OMCR4****Port 23 Output Modification Clear Register 4 (084_H)****Application Reset Value: 0000 0000_H**

Field	Bits	Type	Description
PCLx (x=4-7)	x+16	w0	Clear Bit x Setting this bit will clear the corresponding bit in the port output register Pn_OUT. Read as 0. 0 _B No operation 1 _B Clears Pn_OUT.Px
0	19:0, 31:24	r	Reserved Read as 0; should be written with 0

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 141 Access Mode Restrictions sorted by descending priorityApplies to **P00_OMCR4**Applies to **P02_OMCR4**Applies to **P10_OMCR4**Applies to **P11_OMCR4**Applies to **P14_OMCR4**Applies to **P15_OMCR4**Applies to **P20_OMCR4**Applies to **P21_OMCR4**Applies to **P22_OMCR4**Applies to **P23_OMCR4**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=4-7)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=4-7)	

P32_OMCR4**Port 32 Output Modification Clear Register 4 (084_H)****Application Reset Value: 0000 0000_H****P33_OMCR4****Port 33 Output Modification Clear Register 4 (084_H)****Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			0					PCL7	PCL6	PCL5	PCL4			0	
			r					w0	w0	w0	w0			r	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								0							
								r							

Field	Bits	Type	Description
PCLx (x=4-7)	x+16	w0	Clear Bit x Setting this bit will clear the corresponding bit in the port output register Pn_OUT. Read as 0. 0 _B No operation 1 _B Clears Pn_OUT.Px
0	19:0, 31:24	r	Reserved Read as 0; should be written with 0

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 142 Access Mode Restrictions sorted by descending priority

Applies to **P32_OMCR4**Applies to **P33_OMCR4**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=4-7)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=4-7)	

Port 00 Output Modification Clear Register 8

Register Pn_OMCR8 clears the logic state of Pn.[11:8] port lines

P00_OMCR8**Port 00 Output Modification Clear Register 8 (088_H) Application Reset Value: 0000 0000_H****P02_OMCR8****Port 02 Output Modification Clear Register 8 (088_H) Application Reset Value: 0000 0000_H****P10_OMCR8****Port 10 Output Modification Clear Register 8 (088_H) Application Reset Value: 0000 0000_H****P11_OMCR8****Port 11 Output Modification Clear Register 8 (088_H) Application Reset Value: 0000 0000_H****P14_OMCR8****Port 14 Output Modification Clear Register 8 (088_H) Application Reset Value: 0000 0000_H****P15_OMCR8****Port 15 Output Modification Clear Register 8 (088_H) Application Reset Value: 0000 0000_H****P20_OMCR8****Port 20 Output Modification Clear Register 8 (088_H) Application Reset Value: 0000 0000_H****P33_OMCR8****Port 33 Output Modification Clear Register 8 (088_H) Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	0			PCL11	PCL10	PCL9	PCL8					0			
	r			w0	w0	w0	w0					r			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							0								
							r								

Field	Bits	Type	Description
PCLx (x=8-11)	x+16	w0	Clear Bit x Setting this bit will clear the corresponding bit in the port output register Pn_OUT. Read as 0. 0 _B No operation 1 _B Clears Pn_OUT.Px
0	23:0, 31:28	r	Reserved Read as 0; should be written with 0

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 143 Access Mode Restrictions sorted by descending priorityApplies to **P00_OMCR8**Applies to **P02_OMCR8**Applies to **P10_OMCR8**Applies to **P11_OMCR8**Applies to **P14_OMCR8**Applies to **P15_OMCR8**Applies to **P20_OMCR8**Applies to **P33_OMCR8**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=8-11)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=8-11)	

Port 00 Output Modification Clear Register 12

Register Pn_OMCR12 clears the logic state of Pn.[15:12] port lines

P00_OMCR12**Port 00 Output Modification Clear Register 12 (08C_H)****Application Reset Value: 0000 0000_H****P11_OMCR12****Port 11 Output Modification Clear Register 12 (08C_H)****Application Reset Value: 0000 0000_H****P20_OMCR12****Port 20 Output Modification Clear Register 12 (08C_H)****Application Reset Value: 0000 0000_H****P33_OMCR12****Port 33 Output Modification Clear Register 12 (08C_H)****Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PCL15	PCL14	PCL13	PCL12							0					
w0	w0	w0	w0							r					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										0					
										r					

Field	Bits	Type	Description
PCLx (x=12-15)	x+16	w0	Clear Bit x Setting this bit will clear the corresponding bit in the port output register Pn_OUT. Read as 0. 0 _B No operation 1 _B Clears Pn_OUT.Px
0	27:0	r	Reserved Read as 0; should be written with 0

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 144 Access Mode Restrictions sorted by descending priorityApplies to **P00_OMCR12**Applies to **P11_OMCR12**Applies to **P20_OMCR12**Applies to **P33_OMCR12**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=12-15)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=12-15)	

Port 00 Output Modification Set Register

The port output modification set register contains control bits that make it possible to individually set the logic state of a single port line by manipulating the output register.

Note: Register Pn_OMSR is virtual and does not contain any flip-flop. A read action delivers the value of 0. One 8 or 16-bits write behaves as a 32-bit write padded with zeros.

P00_OMSR**Port 00 Output Modification Set Register (090_H) Application Reset Value: 0000 0000_H****P11_OMSR****Port 11 Output Modification Set Register (090_H) Application Reset Value: 0000 0000_H****P20_OMSR****Port 20 Output Modification Set Register (090_H) Application Reset Value: 0000 0000_H****P33_OMSR****Port 33 Output Modification Set Register (090_H) Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PS15	PS14	PS13	PS12	PS11	PS10	PS9	PS8	PS7	PS6	PS5	PS4	PS3	PS2	PS1	PS0
w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0

Field	Bits	Type	Description
PSx (x=0-15)	x	w0	Set Bit x Setting this bit will set the corresponding bit in the port output register Pn_OUT. Read as 0. 0 _B No operation 1 _B Sets Pn_OUT.Px
0	31:16	r	Reserved Read as 0; should be written with 0.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 145 Access Mode Restrictions sorted by descending priorityApplies to **P00_OMSR**Applies to **P11_OMSR**Applies to **P20_OMSR**Applies to **P33_OMSR**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PSx (x=0-15)	write access for enabled masters
Otherwise (default)	r0	PSx (x=0-15)	

P02_OMSR**Port 02 Output Modification Set Register (090_H) Application Reset Value: 0000 0000_H****P10_OMSR****Port 10 Output Modification Set Register (090_H) Application Reset Value: 0000 0000_H****P14_OMSR****Port 14 Output Modification Set Register (090_H) Application Reset Value: 0000 0000_H****P15_OMSR****Port 15 Output Modification Set Register (090_H) Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	PS11	PS10	PS9	PS8	PS7	PS6	PS5	PS4	PS3	PS2	PS1	PS0
r	r	r	r	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0

Field	Bits	Type	Description
PSx (x=0-11)	x	w0	Set Bit x Setting this bit will set the corresponding bit in the port output register Pn_OUT. Read as 0. 0 _B No operation 1 _B Sets Pn_OUT.Px
0	15, 14, 13, 12, 31:16	r	Reserved Read as 0; should be written with 0.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 146 Access Mode Restrictions sorted by descending priorityApplies to **P02_OMSR**Applies to **P10_OMSR**Applies to **P14_OMSR**Applies to **P15_OMSR**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PSx (x=0-11)	write access for enabled masters
Otherwise (default)	r0	PSx (x=0-11)	

P12_OMSR**Port 12 Output Modification Set Register (090_H)****Application Reset Value: 0000 0000_H****P34_OMSR****Port 34 Output Modification Set Register (090_H)****Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
							r								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	PS3	PS2	PS1	PS0
r	r	r	r	r	r	r	r	r	r	r	r	w0	w0	w0	w0

Field	Bits	Type	Description
PSx (x=0-3)	x	w0	Set Bit x Setting this bit will set the corresponding bit in the port output register Pn_OUT. Read as 0. 0 _B No operation 1 _B Sets Pn_OUT.Px
0	15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 31:16	r	Reserved Read as 0; should be written with 0.

Table 147 Access Mode Restrictions sorted by descending priorityApplies to **P12_OMSR**Applies to **P34_OMSR**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PSx (x=0-3)	write access for enabled masters
Otherwise (default)	r0	PSx (x=0-3)	

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

P21_OMSRPort 21 Output Modification Set Register (090_H) Application Reset Value: 0000 0000_H**P22_OMSR**Port 22 Output Modification Set Register (090_H) Application Reset Value: 0000 0000_H**P23_OMSR**Port 23 Output Modification Set Register (090_H) Application Reset Value: 0000 0000_H**P32_OMSR**Port 32 Output Modification Set Register (090_H) Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	PS7	PS6	PS5	PS4	PS3	PS2	PS1	PS0
r	r	r	r	r	r	r	r	w0	w0	w0	w0	w0	w0	w0	w0

Field	Bits	Type	Description
PSx (x=0-7)	x	w0	Set Bit x Setting this bit will set the corresponding bit in the port output register Pn_OUT. Read as 0. 0 _B No operation 1 _B Sets Pn_OUT.Px
0	15, 14, 13, 12, 11, 10, 9, 8, 31:16	r	Reserved Read as 0; should be written with 0.

Table 148 Access Mode Restrictions sorted by descending priorityApplies to **P21_OMSR**Applies to **P22_OMSR**Applies to **P23_OMSR**Applies to **P32_OMSR**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PSx (x=0-7)	write access for enabled masters
Otherwise (default)	r0	PSx (x=0-7)	

Port 00 Output Modification Clear Register

The port output modification clear register contains control bits that make it possible to individually clear the logic state of a single port line by manipulating the output register.

Note: Register Pn_OMCR is virtual and does not contain any flip-flop. A read action delivers the value of 0. One 8 or 16-bits write behaves as a 32-bit write padded with zeros.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

P00_OMCRPort 00 Output Modification Clear Register (094_H) Application Reset Value: 0000 0000_H**P11_OMCR**Port 11 Output Modification Clear Register (094_H) Application Reset Value: 0000 0000_H**P20_OMCR**Port 20 Output Modification Clear Register (094_H) Application Reset Value: 0000 0000_H**P33_OMCR**Port 33 Output Modification Clear Register (094_H) Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PCL15	PCL14	PCL13	PCL12	PCL11	PCL10	PCL9	PCL8	PCL7	PCL6	PCL5	PCL4	PCL3	PCL2	PCL1	PCL0
w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0															
r															

Field	Bits	Type	Description
PCLx (x=0-15)	x+16	w0	Clear Bit x Setting this bit will clear the corresponding bit in the port output register Pn_OUT. Read as 0. 0 _B No operation 1 _B Clears Pn_OUT.Px.
0	15:0	r	Reserved Read as 0; should be written with 0

Table 149 Access Mode Restrictions sorted by descending priorityApplies to **P00_OMCR**Applies to **P11_OMCR**Applies to **P20_OMCR**Applies to **P33_OMCR**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=0-15)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=0-15)	

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

P02_OMCRPort 02 Output Modification Clear Register (094_H) Application Reset Value: 0000 0000_H**P10_OMCR**Port 10 Output Modification Clear Register (094_H) Application Reset Value: 0000 0000_H**P14_OMCR**Port 14 Output Modification Clear Register (094_H) Application Reset Value: 0000 0000_H**P15_OMCR**Port 15 Output Modification Clear Register (094_H) Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	PCL11	PCL10	PCL9	PCL8	PCL7	PCL6	PCL5	PCL4	PCL3	PCL2	PCL1	PCL0
r	r	r	r	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0															
r															

Field	Bits	Type	Description
PCLx (x=0-11)	x+16	w0	Clear Bit x Setting this bit will clear the corresponding bit in the port output register Pn_OUT. Read as 0. 0 _B No operation 1 _B Clears Pn_OUT.Px.
0	15:0, 31, 30, 29, 28	r	Reserved Read as 0; should be written with 0

Table 150 Access Mode Restrictions sorted by descending priorityApplies to **P02_OMCR**Applies to **P10_OMCR**Applies to **P14_OMCR**Applies to **P15_OMCR**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=0-11)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=0-11)	

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

P12_OMCR**Port 12 Output Modification Clear Register (094_H)****Application Reset Value: 0000 0000_H****P34_OMCR****Port 34 Output Modification Clear Register (094_H)****Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	PCL3	PCL2	PCL1	PCL0
r	r	r	r	r	r	r	r	r	r	r	r	w0	w0	w0	w0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0															
r															

Field	Bits	Type	Description
PCLx (x=0-3)	x+16	w0	Clear Bit x Setting this bit will clear the corresponding bit in the port output register Pn_OUT. Read as 0. 0 _B No operation 1 _B Clears Pn_OUT.Px.
0	15:0, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20	r	Reserved Read as 0; should be written with 0

Table 151 Access Mode Restrictions sorted by descending priorityApplies to **P12_OMCR**Applies to **P34_OMCR**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=0-3)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=0-3)	

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

P21_OMCRPort 21 Output Modification Clear Register (094_H) Application Reset Value: 0000 0000_H**P22_OMCR**Port 22 Output Modification Clear Register (094_H) Application Reset Value: 0000 0000_H**P23_OMCR**Port 23 Output Modification Clear Register (094_H) Application Reset Value: 0000 0000_H**P32_OMCR**Port 32 Output Modification Clear Register (094_H) Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	PCL7	PCL6	PCL5	PCL4	PCL3	PCL2	PCL1	PCL0
r	r	r	r	r	r	r	r	w0	w0	w0	w0	w0	w0	w0	w0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								0							
								r							

Field	Bits	Type	Description
PCLx (x=0-7)	x+16	w0	Clear Bit x Setting this bit will clear the corresponding bit in the port output register Pn_OUT. Read as 0. 0 _B No operation 1 _B Clears Pn_OUT.Px.
0	15:0, 31, 30, 29, 28, 27, 26, 25, 24	r	Reserved Read as 0; should be written with 0

Table 152 Access Mode Restrictions sorted by descending priorityApplies to **P21_OMCR**Applies to **P22_OMCR**Applies to **P23_OMCR**Applies to **P32_OMCR**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=0-7)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=0-7)	

Port 21 LVDS Pad Control Register x

The LVDS Pad Control Register controls the RX or TX functions of the LVDS pads. For usage of RX pad, bit field [7:0] are applicable. If used for TX pad, bit field [15:7] apply.

The sleep functionality of the LVDS pads is not controllable via this register. This is exclusively controlled by the HSCT module when this is connected.

The register x controls in general the pad pair 2*x and 2*x+1 of the port n.

Exceptionally when available the pad pair P14.9 and P14.10 is controlled by P14_LPCR5.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Attention: The bit field P21_LPCR2.PS configures the pad supply for the LVDS bias distributor for all (not-RIF) LVDS pads and for the oscillator. Therefore even if no LVDS pad is used, this field has to be configured to the correct pad supply level.

P21_LPCR_x (x=2)

Port 21 LVDS Pad Control Register x

(0A0_H+x*4)Reset Value: [Table 154](#)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	PS	0		0		0	0	0
r	r	r	r	r	r	r	r	rw	r		r		r	r	r

Field	Bits	Type	Description
PS	7	rw	Pad Supply Selection Selects between 5V or 3.3V supply on V _{EXT} for the pad-pair. Used in RX and TX pads! 0 _B 3.3V supply 1 _B 5V supply
0	0, 1, 2, 5:3, 6, 8, 9, 11:10, 12, 13, 14, 15, 31:16	r	Reserved Read as 0; should be written with 0

Table 153 Access Mode Restrictions of P21_LPCR_x (x=2) sorted by descending priority

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	PS	write access for enabled masters
Otherwise (default)	r	PS	

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 154 Reset Values of P21_LPCR_x (x=2)

Reset Type	Reset Value	Note
After SSW execution	0000 0080 _H	Initial value of RX depends on trimming

Port 00 Access Enable Register 1

Each port has its own dedicated ACCEN0 and ACCEN1 registers.

The Access Enable Register 1 controls write¹⁾ access for transactions with the on chip bus master TAG ID 100000B to 111111B (see On Chip Bus chapter for the products TAG ID <-> master peripheral mapping). The BPI_FPI is prepared for a 6-bit TAG ID. ACCEN1 is not implemented with register bits as the related TAG IDs are not used in this product.

Mapping of TAG IDs to ACCEN1.EN_x: EN0 -> TAG ID 100000B, EN1 -> TAG ID 100001B, ... ,EN31 -> TAG ID 111111B.

P00_ACCEN1

Port 00 Access Enable Register 1 (0F8_H) Application Reset Value: 0000 0000_H

P02_ACCEN1

Port 02 Access Enable Register 1 (0F8_H) Application Reset Value: 0000 0000_H

P10_ACCEN1

Port 10 Access Enable Register 1 (0F8_H) Application Reset Value: 0000 0000_H

P11_ACCEN1

Port 11 Access Enable Register 1 (0F8_H) Application Reset Value: 0000 0000_H

P12_ACCEN1

Port 12 Access Enable Register 1 (0F8_H) Application Reset Value: 0000 0000_H

P14_ACCEN1

Port 14 Access Enable Register 1 (0F8_H) Application Reset Value: 0000 0000_H

P15_ACCEN1

Port 15 Access Enable Register 1 (0F8_H) Application Reset Value: 0000 0000_H

P20_ACCEN1


Port 20 Access Enable Register 1 (0F8_H) Application Reset Value: 0000 0000_H

P21_ACCEN1

Port 21 Access Enable Register 1 (0F8_H) Application Reset Value: 0000 0000_H

P22_ACCEN1

Port 22 Access Enable Register 1 (0F8_H) Application Reset Value: 0000 0000_H




Field	Bits	Type	Description
0	31:0	r	Reserved Read as 0; should be written with 0

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 155 Access Mode Restrictions sorted by descending priorityApplies to **P00_ACCEN1**Applies to **P02_ACCEN1**Applies to **P10_ACCEN1**Applies to **P11_ACCEN1**Applies to **P12_ACCEN1**Applies to **P14_ACCEN1**Applies to **P15_ACCEN1**Applies to **P20_ACCEN1**Applies to **P21_ACCEN1**Applies to **P22_ACCEN1**

Mode Name	Access Mode		Description
Supervisor Mode and Safety ENDINIT	-	See bit field definitions above	write access only for masters with supervisor mode
Otherwise (default)	-	See bit field definitions above	

P23_ACCEN1**Port 23 Access Enable Register 1** (0F8_H) **Application Reset Value: 0000 0000_H****P32_ACCEN1****Port 32 Access Enable Register 1** (0F8_H) **Application Reset Value: 0000 0000_H****P33_ACCEN1****Port 33 Access Enable Register 1** (0F8_H) **Application Reset Value: 0000 0000_H****P34_ACCEN1****Port 34 Access Enable Register 1** (0F8_H) **Application Reset Value: 0000 0000_H**

Field	Bits	Type	Description
0	31:0	r	Reserved Read as 0; should be written with 0

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 156 Access Mode Restrictions sorted by descending priority

Applies to **P23_ACCEN1**

Applies to **P32_ACCEN1**

Applies to **P33_ACCEN1**

Applies to **P34_ACCEN1**

Mode Name	Access Mode		Description
Supervisor Mode and Safety ENDINIT	-	See bit field definitions above	write access only for masters with supervisor mode
Otherwise (default)	-	See bit field definitions above	

Port 00 Access Enable Register 0

Each port has its own dedicated ACCEN0 and ACCEN1 registers.

The Access Enable Register 0 controls write¹⁾ access for transactions with the on chip bus master TAG ID 000000B to 011111B (see On Chip Bus chapter for the products TAG ID <-> master peripheral mapping). The BPI_FPI is prepared for a 6-bit TAG ID. The registers ACCEN0 and ACCEN1 are providing one enable bit for each possible 6-bit TAG ID encoding.

Mapping of TAG IDs to ACCEN0.ENx: EN0 -> TAG ID 000000B, EN1 -> TAG ID 000001B , ... , EN31 -> TAG ID 011111B.

1) The BPI_FPI Access Enable functionality controls only write transactions to the kernel registers. Read transactions are not influenced. SW has to take care for destructive/modifying read functionality in kernel registers.

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

P00_ACCEN0		
Port 00 Access Enable Register 0	(0FC _H)	Application Reset Value: FFFF FFFF _H
P02_ACCEN0		
Port 02 Access Enable Register 0	(0FC _H)	Application Reset Value: FFFF FFFF _H
P10_ACCEN0		
Port 10 Access Enable Register 0	(0FC _H)	Application Reset Value: FFFF FFFF _H
P11_ACCEN0		
Port 11 Access Enable Register 0	(0FC _H)	Application Reset Value: FFFF FFFF _H
P12_ACCEN0		
Port 12 Access Enable Register 0	(0FC _H)	Application Reset Value: FFFF FFFF _H
P14_ACCEN0		
Port 14 Access Enable Register 0	(0FC _H)	Application Reset Value: FFFF FFFF _H
P15_ACCEN0		
Port 15 Access Enable Register 0	(0FC _H)	Application Reset Value: FFFF FFFF _H
P20_ACCEN0		
Port 20 Access Enable Register 0	(0FC _H)	Application Reset Value: FFFF FFFF _H
P21_ACCEN0		
Port 21 Access Enable Register 0	(0FC _H)	Application Reset Value: FFFF FFFF _H
P22_ACCEN0		
Port 22 Access Enable Register 0	(0FC _H)	Application Reset Value: FFFF FFFF _H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
EN31	EN30	EN29	EN28	EN27	EN26	EN25	EN24	EN23	EN22	EN21	EN20	EN19	EN18	EN17	EN16
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EN15	EN14	EN13	EN12	EN11	EN10	EN9	EN8	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
ENx (x=0-31)	x	rw	Access Enable for Master TAG ID x This bit enables write access to the module kernel addresses for transactions with the Master TAG ID n 0 _B Write access will not be executed 1 _B Write access will be executed

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 157 Access Mode Restrictions sorted by descending priorityApplies to **P00_ACCEN0**Applies to **P02_ACCEN0**Applies to **P10_ACCEN0**Applies to **P11_ACCEN0**Applies to **P12_ACCEN0**Applies to **P14_ACCEN0**Applies to **P15_ACCEN0**Applies to **P20_ACCEN0**Applies to **P21_ACCEN0**Applies to **P22_ACCEN0**

Mode Name	Access Mode		Description
Supervisor Mode and Safety ENDINIT	rw	ENx (x=0-31)	write access only for masters with supervisor mode
Otherwise (default)	r	ENx (x=0-31)	

P23_ACCEN0**Port 23 Access Enable Register 0****(0FC_H)****Application Reset Value: FFFF FFFF_H****P32_ACCEN0****Port 32 Access Enable Register 0****(0FC_H)****Application Reset Value: FFFF FFFF_H****P33_ACCEN0****Port 33 Access Enable Register 0****(0FC_H)****Application Reset Value: FFFF FFFF_H****P34_ACCEN0****Port 34 Access Enable Register 0****(0FC_H)****Application Reset Value: FFFF FFFF_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
EN31	EN30	EN29	EN28	EN27	EN26	EN25	EN24	EN23	EN22	EN21	EN20	EN19	EN18	EN17	EN16
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EN15	EN14	EN13	EN12	EN11	EN10	EN9	EN8	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
ENx (x=0-31)	x	rw	Access Enable for Master TAG ID x This bit enables write access to the module kernel addresses for transactions with the Master TAG ID n 0 _B Write access will not be executed 1 _B Write access will be executed

General Purpose I/O Ports and Peripheral I/O Lines (Ports)**Table 158 Access Mode Restrictions sorted by descending priority**Applies to **P23_ACCEN0**Applies to **P32_ACCEN0**Applies to **P33_ACCEN0**Applies to **P34_ACCEN0**

Mode Name	Access Mode		Description
Supervisor Mode and Safety ENDINIT	rw	ENx (x=0-31)	write access only for masters with supervisor mode
Otherwise (default)	r	ENx (x=0-31)	

14.4 Device Specific Connectivity Documentation

The connectivity of the Ports is documented in the Pinning documentation of each device.

14.5 Revision History

Table 159 Revision History

Reference	Changes to Previous Version	Comment
V1.8.20		
–	This is the first version for TC33xEXT.	–
V1.8.21		
–	No content of this Appx changed. TC3Ax Appx added to delivery package and change in Feature List of family chapter.	

15 Safety Management Unit (SMU)

This chapter describes the Safety Management Unit (short SMU) module of the TC33xEXT.

15.1 TC33xEXT Specific IP Configuration

See features in family spec.

Safety Management Unit (SMU)

15.2 TC33xEXT Specific Register Set

SMU_core Specific Register Set

Register Address Space Table

Table 160 Register Address Space - SMU

Module	Base Address	End Address	Note
SMU	F0036800 _H	F0036FFF _H	FPI slave interface

Register Overview Table

Table 161 Register Overview - SMU (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SMU_CLC	Clock Control Register	000 _H	U,SV	SV,P	Application Reset	See Family Spec
SMU_ID	Module Identification Register	008 _H	U,SV	BE	Application Reset	See Family Spec
SMU_CMD	Command Register	020 _H	U,SV	SV,P,32	Application Reset	See Family Spec
SMU_STS	Status Register	024 _H	U,SV	SV,P,32	Application Reset	See Family Spec
SMU_FSP	Fault Signaling Protocol	028 _H	U,SV	SV,P,SE,32	PowerOn Reset	See Family Spec
SMU_AGC	Alarm Global Configuration	02C _H	U,SV	SV,P,SE,32	Application Reset	See Family Spec
SMU_RTC	Recovery Timer Configuration	030 _H	U,SV	SV,P,SE,32	Application Reset	See Family Spec
SMU_KEYS	Key Register	034 _H	U,SV	SV,P,SE,32	Application Reset	See Family Spec
SMU_DBG	Debug Register	038 _H	U,SV	BE	PowerOn Reset	See Family Spec

Safety Management Unit (SMU)

Table 161 Register Overview - SMU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SMU_PCTL	Port Control	03C _H	U,SV	SV,P,SE,32	PowerOn Reset	See Family Spec
SMU_AFCNT	Alarm and Fault Counter	040 _H	U,SV	BE	PowerOn Reset	See Family Spec
SMU_RTAC00	Recovery Timer 0 Alarm Configuration 0	060 _H	U,SV	SV,P,SE,32	Application Reset	See Family Spec
SMU_RTAC01	Recovery Timer 0 Alarm Configuration 1	064 _H	U,SV	SV,P,SE,32	Application Reset	See Family Spec
SMU_RTAC10	Recovery Timer 1 Alarm Configuration 0	068 _H	U,SV	SV,P,SE,32	Application Reset	See Family Spec
SMU_RTAC11	Recovery Timer 1 Alarm Configuration 1	06C _H	U,SV	SV,P,SE,32	Application Reset	See Family Spec
SMU_AEX	Alarm Executed Status Register	070 _H	U,SV	BE	Application Reset	See Family Spec
SMU_AEXCLR	Alarm Executed Status Clear Register	074 _H	U,SV	SV,P,SE,32	Application Reset	See Family Spec
SMU_AGiCFj (i=0-1;j=0-2) (i=2-5;j=0-2) (i=6;j=0-2) (i=7;j=0-2) (i=8;j=0-2) (i=9;j=0-2) (i=10;j=0-2) (i=11;j=0-2)	Alarm Configuration Register	100 _H +i*12+j*4	U,SV	SV,P,SE,32	Application Reset	5
SMU_AGiFSP (i=0-11)	SMU_core FSP Configuration Register	190 _H +i*4	U,SV	SV,P,SE,32	Application Reset	9
SMU_AGi (i=0-11)	Alarm Status Register	1C0 _H +i*4	U,SV	SV,P,SE,32	Application Reset	13
SMU_ADi (i=0-11)	Alarm Debug Register	200 _H +i*4	U,SV	BE	PowerOn Reset	17
SMU_RMCTL	Register Monitor Control	300 _H	U,SV	SV,P,SE,32	Application Reset	See Family Spec

Safety Management Unit (SMU)

Table 161 Register Overview - SMU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SMU_RMEF	Register Monitor Error Flags	304 _H	U,SV	SV,P,SE,32	Application Reset	See Family Spec
SMU_RMSTS	Register Monitor Self Test Status	308 _H	U,SV	SV,P,SE,32	Application Reset	See Family Spec
SMU_OCS	OCDS Control and Status	7E8 _H	U,SV	SV,P,OEN	Debug Reset	See Family Spec
SMU_ACCEN1	SMU_core Access Enable Register 1	7F8 _H	U,SV	BE	Application Reset	See Family Spec
SMU_ACCEN0	SMU_core Access Enable Register 0	7FC _H	U,SV	SV,SE	Application Reset	See Family Spec

SMU_stdby Specific Register Set

For SMU_stdby specific register set refer to the Power Management System chapter.

15.3 TC33xEXT Specific Registers

Safety Management Unit (SMU)

15.3.1 TC33xEXT Specific Registers

15.3.1.1 FPI slave interface

Alarm Configuration Register

SMU_AGiCFj (i=0-1;j=0-2)

Alarm Configuration Register

(100_H+i*12+j*4)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	CF24	CF23	CF22	0	0	0	0	0	0
r	r	r	r	r	r	r	rw	rw	rw	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	CF14	CF13	CF12	CF11	CF10	CF9	CF8	CF7	CF6	CF5	CF4	0	CF2	CF1	CF0
r	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	rw	rw	rw

Field	Bits	Type	Description
CFz (z=0-2,4-14,22-24)	z	rw	Configuration flag x (x=0-2) for alarm z belonging to alarm group i. The configuration flags 0, 1 and 2 must be used together to define the behavior of the SMU_core when a fault state is reported by the alarm n belonging to this group. 0 _B Configuration flag x (x=0-2) is set to 0 1 _B Configuration flag x (x=0-2) is set to 1
0	31, 30, 29, 28, 27, 26, 25, 21, 20, 19, 18, 17, 16, 15, 3	r	Reserved Read as 0; should be written with 0.

SMU_AGiCFj (i=2-5;j=0-2)

Alarm Configuration Register

(100_H+i*12+j*4)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Safety Management Unit (SMU)

Field	Bits	Type	Description
0	31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0	r	Reserved Read as 0; should be written with 0.

SMU_AGiCFj (i=6;j=0-2)

Alarm Configuration Register

(100_H+i*12+j*4)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	CF25	CF24	CF23	0	CF21	CF20	CF19	CF18	CF17	CF16
r	r	r	r	r	r	rw	rw	rw	r	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	CF8	CF7	CF6	CF5	CF4	CF3	CF2	CF1	CF0
r	r	r	r	r	r	r	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
CFz (z=0-8,16-21,23-25)	z	rw	Configuration flag x (x=0-2) for alarm z belonging to alarm group i. The configuration flags 0, 1 and 2 must be used together to define the behavior of the SMU_core when a fault state is reported by the alarm n belonging to this group. 0 _B Configuration flag x (x=0-2) is set to 0 1 _B Configuration flag x (x=0-2) is set to 1
0	31, 30, 29, 28, 27, 26, 22, 15, 14, 13, 12, 11, 10, 9	r	Reserved Read as 0; should be written with 0.

Safety Management Unit (SMU)

SMU_AGiCFj (i=7;j=0-2)

Alarm Configuration Register

(100_H+i*12+j*4)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CF31	CF30	CF29	CF28	CF27	CF26	CF25	CF24	CF23	CF22	CF21	CF20	0	0	CF17	CF16
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CF15	CF14	CF13	CF12	0	0	0	CF8	CF7	CF6	CF5	CF4	CF3	CF2	CF1	CF0
rw	rw	rw	rw	r	r	r	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
CFz (z=0-8,12-17,20-31)	z	rw	Configuration flag x (x=0-2) for alarm z belonging to alarm group i. The configuration flags 0, 1 and 2 must be used together to define the behavior of the SMU_core when a fault state is reported by the alarm n belonging to this group. 0 _B Configuration flag x (x=0-2) is set to 0 1 _B Configuration flag x (x=0-2) is set to 1
0	19, 18, 11, 10, 9	r	Reserved Read as 0; should be written with 0.

SMU_AGiCFj (i=8;j=0,2)

Alarm Configuration Register

(100_H+i*12+j*4)Application Reset Value: 0001 FC00_H

SMU_AGiCFj (i=8;j=1)

Alarm Configuration Register

(100_H+i*12+j*4)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CF31	CF30	CF29	CF28	CF27	CF26	CF25	0	CF23	CF22	CF21	CF20	CF19	CF18	CF17	CF16
rw	rw	rw	rw	rw	rw	rw	r	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	CF11	CF10	CF9	CF8	CF7	CF6	CF5	CF4	CF3	CF2	CF1	CF0
r	r	r	r	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
CFz (z=0-11,16-23,25-31)	z	rw	Configuration flag x (x=0-2) for alarm z belonging to alarm group i. The configuration flags 0, 1 and 2 must be used together to define the behavior of the SMU_core when a fault state is reported by the alarm n belonging to this group. 0 _B Configuration flag x (x=0-2) is set to 0 1 _B Configuration flag x (x=0-2) is set to 1
0	24, 15, 14, 13, 12	r	Reserved Read as 0; should be written with 0.

Safety Management Unit (SMU)

SMU_AGiCFj (i=9;j=0-2)

Alarm Configuration Register (100_H+i*12+j*4) Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	CF30	0	CF28	0	0	0	0	0	CF22	CF21	CF20	0	0	CF17	CF16
r	rw	r	rw	r	r	r	r	r	rw	rw	rw	r	r	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CF15	0	0	0	0	0	0	0	0	0	CF5	0	CF3	0	CF1	CF0
rw	r	r	r	r	r	r	r	r	r	rw	r	rw	r	rw	rw

Field	Bits	Type	Description
CFz (z=0-1,3,5,15-17,20-22,28,30)	z	rw	Configuration flag x (x=0-2) for alarm z belonging to alarm group i. The configuration flags 0, 1 and 2 must be used together to define the behavior of the SMU_core when a fault state is reported by the alarm n belonging to this group. 0 _B Configuration flag x (x=0-2) is set to 0 1 _B Configuration flag x (x=0-2) is set to 1
0	31, 29, 27, 26, 25, 24, 23, 19, 18, 14, 13, 12, 11, 10, 9, 8, 7, 6, 4, 2	r	Reserved Read as 0; should be written with 0.

SMU_AGiCFj (i=10;j=0)

Alarm Configuration Register (100_H+i*12+j*4) Application Reset Value: 0000 0000_H

SMU_AGiCFj (i=10;j=1-2)

Alarm Configuration Register (100_H+i*12+j*4) Application Reset Value: 0003 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	CF22	CF21	CF20	0	CF18	CF17	CF16
r	r	r	r	r	r	r	r	r	rw	rw	rw	r	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CF15	CF14	CF13	CF12	CF11	CF10	CF9	CF8	CF7	CF6	CF5	CF4	CF3	CF2	CF1	CF0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
CFz (z=0-18,20-22)	z	rw	Configuration flag x (x=0-2) for alarm z belonging to alarm group i. The configuration flags 0, 1 and 2 must be used together to define the behavior of the SMU_core when a fault state is reported by the alarm n belonging to this group. 0 _B Configuration flag x (x=0-2) is set to 0 1 _B Configuration flag x (x=0-2) is set to 1

Safety Management Unit (SMU)

Field	Bits	Type	Description
0	31, 30, 29, 28, 27, 26, 25, 24, 23, 19	r	Reserved Read as 0; should be written with 0.

SMU_AGiCFj (i=11;j=0-2)

Alarm Configuration Register (100 _H +i*12+j*4)										Application Reset Value: 0000 0000 _H					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	CF13	CF12	0	0	CF9	0	CF7	CF6	CF5	CF4	CF3	CF2	CF1	CF0
r	r	rw	rw	r	r	rw	r	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
CFz (z=0-7,9,12-13)	z	rw	Configuration flag x (x=0-2) for alarm z belonging to alarm group i. The configuration flags 0, 1 and 2 must be used together to define the behavior of the SMU_core when a fault state is reported by the alarm n belonging to this group. 0 _B Configuration flag x (x=0-2) is set to 0 1 _B Configuration flag x (x=0-2) is set to 1
0	31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 11, 10, 8	r	Reserved Read as 0; should be written with 0.

SMU_core FSP Configuration Register

SMU_AGiFSP (i=0-1)

SMU_core FSP Configuration Register (190 _H +i*4)										Application Reset Value: 0000 0000 _H					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	FE24	FE23	FE22	0	0	0	0	0	0
r	r	r	r	r	r	r	rw	rw	rw	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	FE14	FE13	FE12	FE11	FE10	FE9	FE8	FE7	FE6	FE5	FE4	0	FE2	FE1	FE0
r	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	rw	rw	rw

Safety Management Unit (SMU)

Field	Bits	Type	Description
FEz (z=0-2,4-14,22-24)	z	rw	Fault signaling configuration flag for alarm z belonging to alarm group i. 0 _B FSP disabled for this alarm event 1 _B FSP enabled for this alarm event
0	31, 30, 29, 28, 27, 26, 25, 21, 20, 19, 18, 17, 16, 15, 3	r	Reserved Read as 0; should be written with 0.

SMU_AGiFSP (i=2-5)

SMU_core FSP Configuration Register (190 _H +i*4)										Application Reset Value: 0000 0000 _H					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Field	Bits	Type	Description
0	31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0	r	Reserved Read as 0; should be written with 0.

SMU_AGiFSP (i=6)

SMU_core FSP Configuration Register (190 _H +i*4)										Application Reset Value: 0000 0000 _H					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	FE25	FE24	FE23	0	FE21	FE20	FE19	FE18	FE17	FE16
r	r	r	r	r	r	rw	rw	rw	r	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	FE8	FE7	FE6	FE5	FE4	FE3	FE2	FE1	FE0
r	r	r	r	r	r	r	rw	rw	rw	rw	rw	rw	rw	rw	rw

Safety Management Unit (SMU)

Field	Bits	Type	Description
FEz (z=0-8,16-21,23-25)	z	rw	Fault signaling configuration flag for alarm z belonging to alarm group i. 0 _B FSP disabled for this alarm event 1 _B FSP enabled for this alarm event
0	31, 30, 29, 28, 27, 26, 22, 15, 14, 13, 12, 11, 10, 9	r	Reserved Read as 0; should be written with 0.

SMU_AGiFSP (i=7)

SMU_core FSP Configuration Register (190 _H +i*4)										Application Reset Value: 0000 0000 _H					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
FE31	FE30	FE29	FE28	FE27	FE26	FE25	FE24	FE23	FE22	FE21	FE20	0	0	FE17	FE16
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FE15	FE14	FE13	FE12	0	0	0	FE8	FE7	FE6	FE5	FE4	FE3	FE2	FE1	FE0
rw	rw	rw	rw	r	r	r	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
FEz (z=0-8,12-17,20-31)	z	rw	Fault signaling configuration flag for alarm z belonging to alarm group i. 0 _B FSP disabled for this alarm event 1 _B FSP enabled for this alarm event
0	19, 18, 11, 10, 9	r	Reserved Read as 0; should be written with 0.

SMU_AGiFSP (i=8)

SMU_core FSP Configuration Register (190 _H +i*4)										Application Reset Value: 0000 0000 _H					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
FE31	FE30	FE29	FE28	FE27	FE26	FE25	0	FE23	FE22	FE21	FE20	FE19	FE18	FE17	FE16
rw	rw	rw	rw	rw	rw	rw	r	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	FE11	FE10	FE9	FE8	FE7	FE6	FE5	FE4	FE3	FE2	FE1	FE0
r	r	r	r	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Safety Management Unit (SMU)

Field	Bits	Type	Description
FEz (z=0-11,16-23,25-31)	z	rw	Fault signaling configuration flag for alarm z belonging to alarm group i. 0 _B FSP disabled for this alarm event 1 _B FSP enabled for this alarm event
0	24, 15, 14, 13, 12	r	Reserved Read as 0; should be written with 0.

SMU_AGiFSP (i=9)
SMU_core FSP Configuration Register (190_H+i*4) **Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	FE30	0	FE28	0	0	0	0	0	FE22	FE21	FE20	0	0	FE17	FE16
r	rw	r	rw	r	r	r	r	r	rw	rw	rw	r	r	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FE15	0	0	0	0	0	0	0	0	0	FE5	0	FE3	0	FE1	FE0
rw	r	r	r	r	r	r	r	r	r	rw	r	rw	r	rw	rw

Field	Bits	Type	Description
FEz (z=0-1,3,5,15-17,20-22,28,30)	z	rw	Fault signaling configuration flag for alarm z belonging to alarm group i. 0 _B FSP disabled for this alarm event 1 _B FSP enabled for this alarm event
0	31, 29, 27, 26, 25, 24, 23, 19, 18, 14, 13, 12, 11, 10, 9, 8, 7, 6, 4, 2	r	Reserved Read as 0; should be written with 0.

SMU_AGiFSP (i=10)
SMU_core FSP Configuration Register (190_H+i*4) **Application Reset Value: 0003 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	FE22	FE21	FE20	0	FE18	FE17	FE16
r	r	r	r	r	r	r	r	r	rw	rw	rw	r	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FE15	FE14	FE13	FE12	FE11	FE10	FE9	FE8	FE7	FE6	FE5	FE4	FE3	FE2	FE1	FE0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Safety Management Unit (SMU)

Field	Bits	Type	Description
FEz (z=0-18,20-22)	z	rw	Fault signaling configuration flag for alarm z belonging to alarm group i. 0 _B FSP disabled for this alarm event 1 _B FSP enabled for this alarm event
0	31, 30, 29, 28, 27, 26, 25, 24, 23, 19	r	Reserved Read as 0; should be written with 0.

SMU_AGiFSP (i=11)

SMU_core FSP Configuration Register (190_H+i*4) **Application Reset Value: 0000 0000_H**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	FE13	FE12	0	0	FE9	0	FE7	FE6	FE5	FE4	FE3	FE2	FE1	FE0
r	r	rw	rw	r	r	rw	r	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
FEz (z=0-7,9,12-13)	z	rw	Fault signaling configuration flag for alarm z belonging to alarm group i. 0 _B FSP disabled for this alarm event 1 _B FSP enabled for this alarm event
0	31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 11, 10, 8	r	Reserved Read as 0; should be written with 0.

Alarm Status Register

Refer to Alarm Status Registers for the conditions to set and reset the status flag by software.

Safety Management Unit (SMU)

SMU_AGi (i=0-1)

Alarm Status Register

(1C0_H+i*4)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	SF24	SF23	SF22	0	0	0	0	0	0
r	r	r	r	r	r	r	rwh	rwh	rwh	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	SF14	SF13	SF12	SF11	SF10	SF9	SF8	SF7	SF6	SF5	SF4	0	SF2	SF1	SF0
r	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	r	rwh	rwh	rwh

Field	Bits	Type	Description
SFz (z=0-2,4-14,22-24)	z	rwh	Status flag for alarm z belonging to alarm group i. 0 _B Status flag z does not report a fault condition 1 _B Status flag z reports a fault condition
0	31, 30, 29, 28, 27, 26, 25, 21, 20, 19, 18, 17, 16, 15, 3	r	Reserved Read as 0; should be written with 0.

SMU_AGi (i=2-5)

Alarm Status Register

(1C0_H+i*4)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Field	Bits	Type	Description
0	31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0	r	Reserved Read as 0; should be written with 0.

Safety Management Unit (SMU)

SMU_AGi (i=6)

Alarm Status Register

(1C0_H+i*4)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	SF25	SF24	SF23	0	SF21	SF20	SF19	SF18	SF17	SF16
r	r	r	r	r	r	rwh	rwh	rwh	r	rwh	rwh	rwh	rwh	rwh	rwh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	SF8	SF7	SF6	SF5	SF4	SF3	SF2	SF1	SF0
r	r	r	r	r	r	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh

Field	Bits	Type	Description
SFz (z=0-8,16-21,23-25)	z	rwh	Status flag for alarm z belonging to alarm group i. 0 _B Status flag z does not report a fault condition 1 _B Status flag z reports a fault condition
0	31, 30, 29, 28, 27, 26, 22, 15, 14, 13, 12, 11, 10, 9	r	Reserved Read as 0; should be written with 0.

SMU_AGi (i=7)

Alarm Status Register

(1C0_H+i*4)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SF31	SF30	SF29	SF28	SF27	SF26	SF25	SF24	SF23	SF22	SF21	SF20	0	0	SF17	SF16
rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	r	r	rwh	rwh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SF15	SF14	SF13	SF12	0	0	0	SF8	SF7	SF6	SF5	SF4	SF3	SF2	SF1	SF0
rwh	rwh	rwh	rwh	r	r	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh

Field	Bits	Type	Description
SFz (z=0-8,12-17,20-31)	z	rwh	Status flag for alarm z belonging to alarm group i. 0 _B Status flag z does not report a fault condition 1 _B Status flag z reports a fault condition
0	19, 18, 11, 10, 9	r	Reserved Read as 0; should be written with 0.

Safety Management Unit (SMU)

SMU_AGi (i=8)

Alarm Status Register

(1C0_H+i*4)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SF31	SF30	SF29	SF28	SF27	SF26	SF25	0	SF23	SF22	SF21	SF20	SF19	SF18	SF17	SF16
rwh	rwh	rwh	rwh	rwh	rwh	rwh	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	SF11	SF10	SF9	SF8	SF7	SF6	SF5	SF4	SF3	SF2	SF1	SF0
r	r	r	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh

Field	Bits	Type	Description
SFz (z=0-11,16-23,25-31)	z	rwh	Status flag for alarm z belonging to alarm group i. 0 _B Status flag z does not report a fault condition 1 _B Status flag z reports a fault condition
0	24, 15, 14, 13, 12	r	Reserved Read as 0; should be written with 0.

SMU_AGi (i=9)

Alarm Status Register

(1C0_H+i*4)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	SF30	0	SF28	0	0	0	0	0	SF22	SF21	SF20	0	0	SF17	SF16
r	rwh	r	rwh	r	r	r	r	r	rwh	rwh	rwh	r	r	rwh	rwh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SF15	0	0	0	0	0	0	0	0	0	SF5	0	SF3	0	SF1	SF0
rwh	r	r	r	r	r	r	r	r	r	rwh	r	rwh	r	rwh	rwh

Field	Bits	Type	Description
SFz (z=0-1,3,5,15-17,20-22,28,30)	z	rwh	Status flag for alarm z belonging to alarm group i. 0 _B Status flag z does not report a fault condition 1 _B Status flag z reports a fault condition
0	31, 29, 27, 26, 25, 24, 23, 19, 18, 14, 13, 12, 11, 10, 9, 8, 7, 6, 4, 2	r	Reserved Read as 0; should be written with 0.

Safety Management Unit (SMU)

SMU_AGi (i=10)

Alarm Status Register

(1C0_H+i*4)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	SF22	SF21	SF20	0	SF18	SF17	SF16
r	r	r	r	r	r	r	r	r	rwh	rwh	rwh	r	rwh	rwh	rwh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SF15	SF14	SF13	SF12	SF11	SF10	SF9	SF8	SF7	SF6	SF5	SF4	SF3	SF2	SF1	SF0
rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh

Field	Bits	Type	Description
SFz (z=0-18,20-22)	z	rwh	Status flag for alarm z belonging to alarm group i. 0 _B Status flag z does not report a fault condition 1 _B Status flag z reports a fault condition
0	31, 30, 29, 28, 27, 26, 25, 24, 23, 19	r	Reserved Read as 0; should be written with 0.

SMU_AGi (i=11)

Alarm Status Register

(1C0_H+i*4)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	SF13	SF12	0	0	SF9	0	SF7	SF6	SF5	SF4	SF3	SF2	SF1	SF0
r	r	rwh	rwh	r	r	rwh	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh

Field	Bits	Type	Description
SFz (z=0-7,9,12-13)	z	rwh	Status flag for alarm z belonging to alarm group i. 0 _B Status flag z does not report a fault condition 1 _B Status flag z reports a fault condition
0	31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 11, 10, 8	r	Reserved Read as 0; should be written with 0.

Alarm Debug Register

Note: Writing to this register has no effect

Safety Management Unit (SMU)

SMU_ADi (i=0-1)

Alarm Debug Register

(200_H+i*4)PowerOn Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	DF24	DF23	DF22	0	0	0	0	0	0
r	r	r	r	r	r	r	rh	rh	rh	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	DF14	DF13	DF12	DF11	DF10	DF9	DF8	DF7	DF6	DF5	DF4	0	DF2	DF1	DF0
r	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	r	rh	rh	rh

Field	Bits	Type	Description
DFz (z=0-2,4-14,22-24)	z	rh	Diagnosis flag for alarm z belonging to alarm group i. The diagnosis registers make a snapshot of the alarm group status registers when either the executed alarm action is a reset or a state machine transition to FAULT state takes place. 0 _B Status flag z does not report a fault condition 1 _B Status flag z reports a fault condition
0	31, 30, 29, 28, 27, 26, 25, 21, 20, 19, 18, 17, 16, 15, 3	r	Reserved Read as 0; should be written with 0.

SMU_ADi (i=2-5)

Alarm Debug Register

(200_H+i*4)PowerOn Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Field	Bits	Type	Description
0	31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0	r	Reserved Read as 0; should be written with 0.

Safety Management Unit (SMU)

SMU_ADi (i=6)

Alarm Debug Register

(200_H+i*4)PowerOn Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	DF25	DF24	DF23	0	DF21	DF20	DF19	DF18	DF17	DF16
r	r	r	r	r	r	rh	rh	rh	r	rh	rh	rh	rh	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	DF8	DF7	DF6	DF5	DF4	DF3	DF2	DF1	DF0
r	r	r	r	r	r	r	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
DFz (z=0-8,16-21,23-25)	z	rh	Diagnosis flag for alarm z belonging to alarm group i. The diagnosis registers make a snapshot of the alarm group status registers when either the executed alarm action is a reset or a state machine transition to FAULT state takes place. 0 _B Status flag z does not report a fault condition 1 _B Status flag z reports a fault condition
0	31, 30, 29, 28, 27, 26, 22, 15, 14, 13, 12, 11, 10, 9	r	Reserved Read as 0; should be written with 0.

SMU_ADi (i=7)

Alarm Debug Register

(200_H+i*4)PowerOn Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
DF31	DF30	DF29	DF28	DF27	DF26	DF25	DF24	DF23	DF22	DF21	DF20	0	0	DF17	DF16
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	r	r	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DF15	DF14	DF13	DF12	0	0	0	DF8	DF7	DF6	DF5	DF4	DF3	DF2	DF1	DF0
rh	rh	rh	rh	r	r	r	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
DFz (z=0-8,12-17,20-31)	z	rh	Diagnosis flag for alarm z belonging to alarm group i. The diagnosis registers make a snapshot of the alarm group status registers when either the executed alarm action is a reset or a state machine transition to FAULT state takes place. 0 _B Status flag z does not report a fault condition 1 _B Status flag z reports a fault condition
0	19, 18, 11, 10, 9	r	Reserved Read as 0; should be written with 0.

Safety Management Unit (SMU)

SMU_AD_i (i=8)

Alarm Debug Register

(200_H+i*4)PowerOn Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
DF31	DF30	DF29	DF28	DF27	DF26	DF25	0	DF23	DF22	DF21	DF20	DF19	DF18	DF17	DF16
rh	rh	rh	rh	rh	rh	rh	r	rh	rh	rh	rh	rh	rh	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	DF11	DF10	DF9	DF8	DF7	DF6	DF5	DF4	DF3	DF2	DF1	DF0
r	r	r	r	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
DF _z (z=0-11,16-23,25-31)	z	rh	Diagnosis flag for alarm z belonging to alarm group i. The diagnosis registers make a snapshot of the alarm group status registers when either the executed alarm action is a reset or a state machine transition to FAULT state takes place. 0 _B Status flag z does not report a fault condition 1 _B Status flag z reports a fault condition
0	24, 15, 14, 13, 12	r	Reserved Read as 0; should be written with 0.

SMU_AD_i (i=9)

Alarm Debug Register

(200_H+i*4)PowerOn Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	DF30	0	DF28	0	0	0	0	0	DF22	DF21	DF20	0	0	DF17	DF16
r	rh	r	rh	r	r	r	r	r	rh	rh	rh	r	r	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DF15	0	0	0	0	0	0	0	0	0	DF5	0	DF3	0	DF1	DF0
rh	r	r	r	r	r	r	r	r	r	rh	r	rh	r	rh	rh

Field	Bits	Type	Description
DF _z (z=0-1,3,5,15-17,20-22,28,30)	z	rh	Diagnosis flag for alarm z belonging to alarm group i. The diagnosis registers make a snapshot of the alarm group status registers when either the executed alarm action is a reset or a state machine transition to FAULT state takes place. 0 _B Status flag z does not report a fault condition 1 _B Status flag z reports a fault condition
0	31, 29, 27, 26, 25, 24, 23, 19, 18, 14, 13, 12, 11, 10, 9, 8, 7, 6, 4, 2	r	Reserved Read as 0; should be written with 0.

Safety Management Unit (SMU)

SMU_ADi (i=10)

Alarm Debug Register

(200_H+i*4)PowerOn Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	DF22	DF21	DF20	0	DF18	DF17	DF16
r	r	r	r	r	r	r	r	r	rh	rh	rh	r	rh	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DF15	DF14	DF13	DF12	DF11	DF10	DF9	DF8	DF7	DF6	DF5	DF4	DF3	DF2	DF1	DF0
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
DFz (z=0-18,20-22)	z	rh	Diagnosis flag for alarm z belonging to alarm group i. The diagnosis registers make a snapshot of the alarm group status registers when either the executed alarm action is a reset or a state machine transition to FAULT state takes place. 0 _B Status flag z does not report a fault condition 1 _B Status flag z reports a fault condition
0	31, 30, 29, 28, 27, 26, 25, 24, 23, 19	r	Reserved Read as 0; should be written with 0.

SMU_ADi (i=11)

Alarm Debug Register

(200_H+i*4)PowerOn Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	DF13	DF12	0	0	DF9	0	DF7	DF6	DF5	DF4	DF3	DF2	DF1	DF0
r	r	rh	rh	r	r	rh	r	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
DFz (z=0-7,9,12-13)	z	rh	Diagnosis flag for alarm z belonging to alarm group i. The diagnosis registers make a snapshot of the alarm group status registers when either the executed alarm action is a reset or a state machine transition to FAULT state takes place. 0 _B Status flag z does not report a fault condition 1 _B Status flag z reports a fault condition

Safety Management Unit (SMU)

Field	Bits	Type	Description
0	31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 11, 10, 8	r	Reserved Read as 0; should be written with 0.

15.4 TC33xEXT Specific Alarm Mapping

This section defines the mapping between the alarm signals at the input of the SMU in the TC33xEXT and the alarm. For that purpose alarm groups are defined. There is a one-to-one relationship between an alarm group index ALM<n>[index] signal and the alarm configuration and status registers (AG<n>[index]). A group is made of up to 32 alarms; for convenience some entries may be reserved.

15.4.1 TC33xEXT Specific Pre-Alarms

There are situations where it is not necessary to implement configuration and status registers for every internal alarm event; a typical case is a module with multiple SRAMs. For that, alarm inputs, called pre-alarms, are combined together with a logical OR internally in SMU. The result is then connected to the alarm group.

MTU Pre-Alarm Mapping

Table 162 MTU Pre-Alarm Mapping

Alarm Source	Logic	Alarm Index
CPU0.DMEM - Correctable error CPU0.DLMU - Correctable error CPU0.DMEM1 - Correctable error	OR	ALM0[9]
CPU0.DMEM - Uncorrectable Critical error CPU0.DLMU - Uncorrectable Critical error CPU0.DMEM1 - Uncorrectable Critical error	OR	ALM0[10]
CPU0.DMEM - Miscellaneous error CPU0.DLMU - Miscellaneous error CPU0.DMEM1 - Miscellaneous error	OR	ALM0[11]
CPU1.DMEM - Correctable error CPU1.DLMU - Correctable error	OR	ALM1[9]
CPU1.DMEM - Uncorrectable Critical error CPU1.DLMU - Uncorrectable Critical error	OR	ALM1[10]
CPU1.DMEM - Miscellaneous error CPU1.DLMU - Miscellaneous error	OR	ALM1[11]
DMA - Correctable error MCDS - Correctable error SCR.XRAM - Correctable error SCR.RAMINT - Correctable error GIGETHERNET.RX0 - Correctable error GIGETHERNET.TX0 - Correctable error SDMMC - Correctable error	OR	ALM6[19]

Safety Management Unit (SMU)

Table 162 MTU Pre-Alarm Mapping (cont'd)

Alarm Source	Logic	Alarm Index
DMA - Uncorrectable Critical error MCDS - Uncorrectable Critical error SCR.XRAM - Uncorrectable critical error SCR.RAMINT - Uncorrectable Critical error GIGETHERNET.RX0 - Uncorrectable Critical error GIGETHERNET.TX0 - Uncorrectable Critical error SDMMC - Uncorrectable Critical error	OR	ALM6[20]
DMA - Miscellaneous error MCDS - Miscellaneous error SCR.XRAM - Miscellaneous error SCR.RAMINT - Miscellaneous error GIGETHERNET.RX0 - Miscellaneous error GIGETHERNET.TX0 - Miscellaneous error SDMMC - Miscellaneous error	OR	ALM6[21]
EMEM0 - Correctable error EMEM_XTM - Correctable error	OR	ALM7[3]
EMEM0 - Uncorrectable Critical error EMEM_XTM - Uncorrectable Critical error	OR	ALM7[4]
EMEM0 - Miscellaneous error EMEM_XTM - Miscellaneous error	OR	ALM7[5]
SPU_BUFFER0 - Correctable error SPU_CONFIG0 - Correctable error HSDPM - Correctable error SPU_FFT_RAM0 - Correctable error SPU_FFT_RAM1 - Correctable error SPU_FFT_RAM2 - Correctable error SPU_FFT_RAM3 - Correctable error	OR	ALM7[6]
SPU_BUFFER0 - Uncorrectable Critical error SPU_CONFIG0 - Uncorrectable Critical error HSDPM - Uncorrectable Critical error SPU_FFT_RAM0 - Uncorrectable Critical error SPU_FFT_RAM1 - Uncorrectable Critical error SPU_FFT_RAM2 - Uncorrectable Critical error SPU_FFT_RAM3 - Uncorrectable Critical error	OR	ALM7[7]
SPU_BUFFER0 - Miscellaneous error SPU_CONFIG0 - Miscellaneous error HSDPM - Miscellaneous error SPU_FFT_RAM0 - Miscellaneous error SPU_FFT_RAM1 - Miscellaneous error SPU_FFT_RAM2 - Miscellaneous error SPU_FFT_RAM3 - Miscellaneous error	OR	ALM7[8]

Safety Management Unit (SMU)

Safety Flip-flop Pre-Alarm Mapping

Table 163 Safety Flip-flop Pre-Alarm Mapping

Alarm Source	Logic	Alarm Index
MTU - Safety flip-flop uncorrectable error IOM - Safety flip-flop uncorrectable error EMEM - Safety flip-flop uncorrectable error IR - Safety flip-flop uncorrectable error SCU - Safety flip-flop uncorrectable error PMS - Safety flip-flop uncorrectable error DMA - Safety flip-flop uncorrectable error SYS_PLL.PER_PLL - Safety flip-flop uncorrectable error CERBERUS - Safety flip-flop uncorrectable error CCU - Safety flip-flop uncorrectable error SMU_core - Safety flip-flop uncorrectable error	OR	ALM10[21]

XBAR Pre-Alarm Mapping

Table 164 XBAR Pre-Alarm Mapping

Alarm Source	Logic	Alarm Index
XBAR.XBAR0 - Address Phase error XBAR.XBAR2 - Address Phase error	OR	ALM11[2]
XBAR.XBAR0 - Write Phase error XBAR.XBAR2 - Write Phase error	OR	ALM11[3]
XBAR.XBAR0 - Sota Swap error XBAR.XBAR2 - Sota Swap error	OR	ALM11[13]

Module Access Enable Pre-Alarm Mapping

Table 165 Module Access Enable Pre-Alarm Mapping

Alarm Source	Logic	Alarm Index
IR - Access Enable error HSM - Access Enable error	OR	ALM10[22]

PMS Pre-Alarm Mapping

Table 166 PMS Pre-Alarm Mapping

Alarm Source	Logic	Alarm Index
PMS - Uncorrectable error SMU.SMU_stdby - Safety flip-flop Uncorrectable error	OR	ALM21[7]
HSM.VDD - Under Voltage HSM.VDDP3 - Under Voltage HSM.VEXT - Under Voltage	OR	ALM9[17]
HSM.VDD - Over Voltage HSM.VDDP3 - Over Voltage HSM.VEXT - Over Voltage	OR	ALM9[16]

Safety Management Unit (SMU)

Table 166 PMS Pre-Alarm Mapping (cont'd)

Alarm Source	Logic	Alarm Index
PMS.VDD - Over voltage PMS.VDDPD - Over voltage PMS.VDDP3 - Over voltage PMS.VDDM - Over voltage PMS.VEXT - Over voltage PMS.VEVRB - Over voltage	OR	ALM9[3]
PMS.VDD - Under voltage PMS.VDDPD - Under voltage PMS.VDDP3 - Under voltage PMS.VDDM - Under voltage PMS.VEXT - Under voltage PMS.VEVRB - Under voltage	OR	ALM9[5]
PMS.EVRC - Short to Low PMS.EVRC - Short to High PMS.EVR33 - Short to Low PMS.EVR33 - Short to High	OR	ALM9[15]

15.4.2 TC33xEXT Specific Alarms

The following tables fully specify the mapping between the alarms provided by the safety mechanisms implemented by the microcontroller and the alarm groups.

In the following tables the column “Safety Mechanism & Error Indication” indicates to which safety mechanism the alarm is related. If multiple safety mechanisms are indicated, the alarm corresponds to the detection of an error by one of the listed safety mechanisms.

For some safety mechanisms different terms are used in the microcontroller documents; the following list provides a guideline between the term used in the alarm tables and the other definitions, in bold the definition used in the alarm tables.

- Register Access Protection or alternatively called Safety Register Protection
 - Purpose: Monitors the master identifier of a given bus-master during a write access to a configuration register. The master identifier is a hard-coded information that is provided during any bus access. If the master identifier is not enabled by the Register Access Protection configuration registers (ACCEN0) the write is aborted. Most of the modules do not provide a dedicated alarm for this event and instead will generate a bus error. Therefore the Register Access Protection is only documented where a dedicated alarm is available.
 - Note: for peripherals that implement memory-mapped SRAMs, the write accesses to the memories are monitored as well.
- Bus-level Memory Protection Unit (MPU) or alternatively called Safety Memory Protection
 - Purpose: Monitors the master identifier and the address of a given bus-master during a write access to a local SRAM. The master identifier is a hard-coded information that is provided during any bus access. If the master identifier is enabled by the Bus-level MPU configuration registers and the address is within the valid address range the write is accepted, otherwise the write is aborted and a Bus-level MPU alarm is issued.
 - The SRAMs monitored are the {PSPR, DSPR, DLMU} SRAMs of each CPU and the LMU SRAMs when available in the product.

Safety Management Unit (SMU)

Alarm Mapping related to ALM0 group

Table 167 Alarm Mapping related to ALM0 group

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM0[0]	cpu_pfi_pfrwb_0	Safety Mechanism: Lockstep CPU Alarm: CPU0 Lockstep Comparator Error Alarm Type: Pulse Note: For non-Lockstep CPUs (CPUs where no lockstep is implemented or where the lockstep is disabled by the user), this alarm only covers faults that might happen on the access path to the CPU side PFLASH bank. For more details about the CPU lockstep alarm, please refer to the CPU chapter.
ALM0[1]	cpu_pfi_pfrwb_0	Safety Mechanism: Bus-level Memory Protection Unit / Register Access Protection Alarm: CPU0 Bus-level MPU violation / Access Protection violation Alarm Type: Pulse
ALM0[2]	cpu_pfi_pfrwb_0	Safety Mechanism: PFLASH Read Path Monitor Alarm: CPU0 PFLASH0 Read Path Error Alarm Type: Pulse
ALM0[3]	Reserved	Reserved
ALM0[4]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU0 PCACHE TAG Uncorrectable critical error detection Alarm Type: Level
ALM0[5]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU0 PCACHE TAG Miscellaneous error detection Alarm Type: Level
ALM0[6]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU0 PSPR/PCACHE Single bit error correction Alarm Type: Level
ALM0[7]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU0 PSPR/PCACHE Uncorrectable critical error detection Alarm Type: Level
ALM0[8]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU0 PSPR/PCACHE Miscellaneous critical error detection Alarm Type: Level
ALM0[9]	Page 22	Safety Mechanism: SRAM Monitor Alarm: CPU0 DSPR/DCACHE/DLMU Single bit error correction Alarm Type: Level
ALM0[10]	Page 22	Safety Mechanism: SRAM Monitor Alarm: CPU0 DSPR/DCACHE/DLMU Uncorrectable critical error detection Alarm Type: Level
ALM0[11]	Page 22	Safety Mechanism(s): SRAM Monitor Alarm: CPU0 DSPR/DCACHE/DLMU Miscellaneous error detection Alarm Type: Level

Safety Management Unit (SMU)

Table 167 Alarm Mapping related to ALM0 group (cont'd)

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM0[12]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU0 DCACHE TAG Single bit error correction Alarm Type: Level
ALM0[13]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU0 DCACHE TAG Uncorrectable critical error detection Alarm Type: Level
ALM0[14]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU0 DCACHE TAG Miscellaneous error detection Alarm Type: Level
ALM0[21:15]	Reserved	Reserved
ALM0[22]	cpu_pfi_pfrwb_0	Safety Mechanism: SRI End-to-End EDC Alarm: CPU0 Instruction Fetch SRI Interface EDC Error Alarm Type: Pulse
ALM0[23]	cpu_pfi_pfrwb_0	Safety Mechanism: SRI End-to-End EDC Alarm: CPU0 Data SRI Interface (Load/Store) EDC Error Alarm Type: Pulse
ALM0[24]	cpu_pfi_pfrwb_0	Safety Mechanism: Exception Monitor Alarm: CPU0 exception (interrupt/trap) Alarm Type: Pulse
ALM0[31:25]	Reserved	Reserved

Alarm Mapping related to ALM1 group

Table 168 Alarm Mapping related to ALM1 group

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM1[0]	cpu_1	Safety Mechanism: Lockstep CPU Alarm: CPU1 Lockstep Comparator Error Alarm Type: Pulse Note: For non-Lockstep CPUs (CPUs where no lockstep is implemented or where the lockstep is disabled by the user), this alarm only covers faults that might happen on the access path to the CPU side PFLASH bank. Moreover If the CPU side PFLASH bank does not exist, PFLASH read path lockstep still exist. The alarm can be triggered by setting LCL1 bitfield in SCU_LCLTEST Register. For more details about the CPU lockstep alarm, please refer to the CPU chapter.
ALM1[1]	cpu_1	Safety Mechanism: Bus-level Memory Protection Unit / Register Access Protection Alarm: CPU1 Bus-level MPU violation / Access Protection violation Alarm Type: Pulse

Safety Management Unit (SMU)

Table 168 Alarm Mapping related to ALM1 group (cont'd)

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM1[2]	cpu_1	Safety Mechanism: PFLASH Read Path Monitor Alarm: CPU1 PFLASH1 Read Path Error Alarm Type: Pulse Note: If the CPU side PFLASH bank does not exist, PFLASH read path lockstep still exist. The alarm can be triggered by setting PLCLT1 bitfield in SCU_LCLTEST Register.
ALM1[3]	Reserved	Reserved
ALM1[4]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU1 PCACHE TAG Uncorrectable critical error detection Alarm Type: Level
ALM1[5]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU1 PCACHE TAG Miscellaneous error detection Alarm Type: Level
ALM1[6]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU1 PSPR/PCACHE Single bit error correction Alarm Type: Level
ALM1[7]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU1 PSPR/PCACHE Uncorrectable critical error detection Alarm Type: Level
ALM1[8]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU1 PSPR/PCACHE Miscellaneous critical error detection Alarm Type: Level
ALM1[9]	Page 22	Safety Mechanism: SRAM Monitor Alarm: CPU1 DSPR/DCACHE/DLMU Single bit error correction Alarm Type: Level
ALM1[10]	Page 22	Safety Mechanism: SRAM Monitor Alarm: CPU1 DSPR/DCACHE/DLMU Uncorrectable critical error detection Alarm Type: Level
ALM1[11]	Page 22	Safety Mechanism(s): SRAM Monitor Alarm: CPU1 DSPR/DCACHE/DLMU Miscellaneous error detection Alarm Type: Level
ALM1[12]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU1 DCACHE TAG Single bit error correction Alarm Type: Level
ALM1[13]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU1 DCACHE TAG Uncorrectable critical error detection Alarm Type: Level
ALM1[14]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU1 DCACHE TAG Miscellaneous error detection Alarm Type: Level
ALM1[21:15]	Reserved	Reserved

Safety Management Unit (SMU)

Table 168 Alarm Mapping related to ALM1 group (cont'd)

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM1[22]	cpu_1	Safety Mechanism: SRI End-to-End EDC Alarm: CPU1 Instruction Fetch SRI Interface EDC Error Alarm Type: Pulse
ALM1[23]	cpu_1	Safety Mechanism: SRI End-to-End EDC Alarm: CPU1 Data SRI Interface (Load/Store) EDC Error Alarm Type: Pulse
ALM1[24]	cpu_1	Safety Mechanism: Exception Monitor Alarm: CPU1 exception (interrupt/trap) Alarm Type: Pulse
ALM1[31:25]	Reserved	Reserved

Alarm Mapping related to ALM2 group

Table 169 Alarm Mapping related to ALM2 group

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM2[0]	Reserved	Reserved
ALM2[1]	Reserved	Reserved
ALM2[2]	Reserved	Reserved
ALM2[3]	Reserved	Reserved
ALM2[14:4]	Reserved	Reserved
ALM2[21:15]	Reserved	Reserved
ALM2[24:22]	Reserved	Reserved
ALM2[31:25]	Reserved	Reserved

Alarm Mapping related to ALM3 group

Table 170 Alarm Mapping related to ALM3 group

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM3[0]	Reserved	Reserved
ALM3[1]	Reserved	Reserved
ALM3[2]	Reserved	Reserved
ALM3[3]	Reserved	Reserved
ALM3[14:4]	Reserved	Reserved
ALM3[21:15]	Reserved	Reserved
ALM3[24:22]	Reserved	Reserved
ALM3[31:25]	Reserved	Reserved

Safety Management Unit (SMU)

Alarm Mapping related to ALM4 group

Table 171 Alarm Mapping related to ALM4 group

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM4[2:0]	Reserved	Reserved
ALM4[3]	Reserved	Reserved
ALM4[14:4]	Reserved	Reserved
ALM4[21:15]	Reserved	Reserved
ALM4[24:22]	Reserved	Reserved
ALM4[31:25]	Reserved	Reserved

Alarm Mapping related to ALM5 group

Table 172 Alarm Mapping related to ALM5 group

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM5[2:0]	Reserved	Reserved
ALM5[3]	Reserved	Reserved
ALM5[14:4]	Reserved	Reserved
ALM5[21:15]	Reserved	Reserved
ALM5[24:22]	Reserved	Reserved
ALM5[31:25]	Reserved	Reserved

Alarm Mapping related to ALM6 group

Table 173 Alarm Mapping related to ALM6 group

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM6[0]	MTU	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop uncorrectable error detected Alarm Type: Level
ALM6[1]	iom	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop uncorrectable error detected Alarm Type: Level
ALM6[2]	INT	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop uncorrectable error detected Alarm Type: Level
ALM6[3]	EMEMWRAPPER	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop uncorrectable error detected Alarm Type: Level
ALM6[4]	SCU	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop uncorrectable error detected Alarm Type: Level
ALM6[5]	PMS	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop uncorrectable error detected Alarm Type: Level

Safety Management Unit (SMU)

Table 173 Alarm Mapping related to ALM6 group (cont'd)

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM6[6]	DMA	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop uncorrectable error detected Alarm Type: Level
ALM6[7]	SMU_CORE	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop uncorrectable error detected Alarm Type: Level
ALM6[8]	CCU	Safety Mechanism: Safety Flip-flop Alarm: SYS_PLL.PER_PLL - Safety flip-flop uncorrectable error detected Alarm Type: Level
ALM6[9]	Reserved	Reserved
ALM6[12:10]	Reserved	Reserved
ALM6[15:13]	Reserved	Reserved
ALM6[16]	MTU	Safety Mechanism: SRAM Monitor Alarm: CAN Single bit error correction Alarm Type: Level
ALM6[17]	MTU	Safety Mechanism: SRAM Monitor Alarm: CAN Uncorrectable critical error detection Alarm Type: Level
ALM6[18]	MTU	Safety Mechanism: SRAM Monitor Alarm: CAN Miscellaneous error detection Alarm Type: Level
ALM6[19]	Page 22	Safety Mechanism: SRAM Monitor Alarm: MISC Single bit error correction Alarm Type: Level
ALM6[20]	Page 23	Safety Mechanism: SRAM Monitor Alarm: MISC Uncorrectable critical error detection Alarm Type: Level
ALM6[21]	Page 23	Safety Mechanism: SRAM Monitor Alarm: MISC Miscellaneous error detection Alarm Type: Level
ALM6[22]	Reserved	Reserved
ALM6[23]	CBS	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop uncorrectable error detected Alarm Type: Level
ALM6[24]	CCU	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop correctable error detected Alarm Type: Level
ALM6[25]	CCU	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop uncorrectable error detected Alarm Type: Level
ALM6[31:26]	Reserved	Reserved

Safety Management Unit (SMU)

Alarm Mapping related to ALM7 group

Table 174 Alarm Mapping related to ALM7 group

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM7[0]	MTU	Safety Mechanism: SRAM Monitor Alarm: LMU/FSI_RAM Single bit error correction Alarm Type: Level
ALM7[1]	MTU	Safety Mechanism: SRAM Monitor Alarm: LMU/FSI_RAM Uncorrectable critical error detection Alarm Type: Level
ALM7[2]	MTU	Safety Mechanism: SRAM Monitor Alarm: LMU/FSI_RAM Miscellaneous error detection Alarm Type: Level
ALM7[3]	Page 23	Safety Mechanism: SRAM Monitor Alarm: EMEM Single bit error correction Alarm Type: Level
ALM7[4]	Page 23	Safety Mechanism: SRAM Monitor Alarm: EMEM Uncorrectable critical error detection Alarm Type: Level
ALM7[5]	Page 23	Safety Mechanism: SRAM Monitor Alarm: EMEM Miscellaneous error detection Alarm Type: Level
ALM7[6]	Page 23	Safety Mechanism: SRAM Monitor Alarm: SPU/CIF Single bit error correction Alarm Type: Level
ALM7[7]	Page 23	Safety Mechanism: SRAM Monitor Alarm: SPU/CIF Uncorrectable critical error detection Alarm Type: Level
ALM7[8]	Page 23	Safety Mechanism: SRAM Monitor Alarm: SPU/CIF Miscellaneous error detection Alarm Type: Level
ALM7[11:9]	Reserved	Reserved
ALM7[12]	EMEMWRAPPER	Safety Mechanism: LMU Lockstep Alarm: Lockstep Comparator Error Alarm Type: Pulse
ALM7[13]	EMEMWRAPPER	Safety Mechanism: LMU Lockstep Alarm: Lockstep Control Error Alarm Type: Pulse
ALM7[14]	EMEMWRAPPER	Safety Mechanism: SRAM ECC Monitor Alarm: ECC Error Alarm Type: Pulse
ALM7[15]	EMEMWRAPPER	Safety Mechanism: Bus-level MPU Alarm: Bus-level MPU error Alarm Type: Pulse

Safety Management Unit (SMU)

Table 174 Alarm Mapping related to ALM7 group (cont'd)

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM7[16]	EMEMWRAPPER	Safety Mechanism: LMU Error Detection Code (EDC) Alarm: EDC Read Phase Error Alarm Type: Pulse
ALM7[17]	SRI	Safety Mechanism: Built-in SRI Error Detection Alarm: XBAR0 Bus Error Event Alarm Type: Pulse
ALM7[18]	Reserved	Reserved
ALM7[19]	Reserved	Reserved
ALM7[20]	SBCU	Safety Mechanism: Built-in SPB Error Detection Alarm: SPB Bus Error Event Alarm Type: Pulse
ALM7[21]	EBCU	Safety Mechanism: Built-in BBB Error Detection Alarm: BBB Bus Error Event Alarm Type: Pulse
ALM7[22]	FSI	Safety Mechanism: PFlash ECC Alarm: PFlash Single Bit Error Alarm Type: Level
ALM7[23]	FSI	Safety Mechanism: PFlash ECC Alarm: PFlash Double Bit Error Alarm Type: Level
ALM7[24]	FSI	Safety Mechanism: PFlash ECC Alarm: Single Bit Correction Tracking Buffer Full Alarm Type: Level
ALM7[25]	FSI	Safety Mechanism: PFlash ECC Alarm: Double Bit Correction Tracking Buffer Full Alarm Type: Level
ALM7[26]	FSI	Safety Mechanism: PFlash ECC Alarm: Multiple Bit Error Detection Tracking Buffer Full Alarm Type: Level
ALM7[27]	FSI	Safety Mechanism: PFlash ECC Alarm: Zero Bit Error Tracking Buffer Full Alarm Type: Level
ALM7[28]	FSI	Safety Mechanism: PFlash ECC Monitor Alarm: PFlash ECC Error Alarm Type: Level
ALM7[29]	FSI	Safety Mechanism: PFlash EDC Monitor Alarm: PFlash EDC Error Alarm Type: Level

Safety Management Unit (SMU)

Table 174 Alarm Mapping related to ALM7 group (cont'd)

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM7[30]	FSI	Safety Mechanism: PFlash Configuration Monitor Alarm: CPU FLASHCON Configuration Error Alarm Type: Level
ALM7[31]	FSI	Safety Mechanism: PFlash Configuration Monitor Alarm: Flash Stored Configuration Error Alarm Type: Level

Alarm Mapping related to ALM8 group

Table 175 Alarm Mapping related to ALM8 group

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM8[0]	SCU	Safety Mechanism: Clock Monitor Alarm: OSC clock frequency out of range Alarm Type: Pulse
ALM8[1]	CCU	Safety Mechanism: Clock Monitor Alarm: Back-up clock out-of-range alarm Alarm Type: Level
ALM8[2]	CCU	Safety Mechanism: Clock Alive Monitor Alarm: Back-up clock alive alarm Alarm Type: Level
ALM8[3]	SCU	Safety Mechanism: PLL loss of lock detection Alarm: System PLL DCO loss of lock event Alarm Type: Pulse
ALM8[4]	SCU	Safety Mechanism: PLL loss of lock detection Alarm: Peripheral PLL DCO loss of lock event Alarm Type: Pulse
ALM8[5]	SCU	Safety Mechanism: LBIST Safe Reset State Alarm: LBIST Alarm Alarm Type: Level
ALM8[6]	SCU	Safety Mechanism: External Alarm Alarm: External Request Unit Alarm 0 Alarm Type: Pulse
ALM8[7]	SCU	Safety Mechanism: External Alarm Alarm: External Request Unit Alarm 1 Alarm Type: Pulse
ALM8[8]	SCU	Safety Mechanism: External Alarm Alarm: External Request Unit Alarm 2 Alarm Type: Pulse
ALM8[9]	SCU	Safety Mechanism: External Alarm Alarm: External Request Unit Alarm 3 Alarm Type: Pulse
ALM8[10]	SCU	Safety Mechanism: Watchdog Alarm: CPU0 Watchdog Time-out Alarm Type: Pulse

Safety Management Unit (SMU)

Table 175 Alarm Mapping related to ALM8 group (cont'd)

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM8[11]	SCU	Safety Mechanism: Watchdog Alarm: CPU1 Watchdog Time-out Alarm Type: Pulse
ALM8[12]	Reserved	Reserved
ALM8[13]	Reserved	Reserved
ALM8[15:14]	Reserved	Reserved
ALM8[16]	SCU	Safety Mechanism: Watchdog Alarm: Safety Watchdog Time-out Alarm Type: Pulse
ALM8[17]	SCU	Safety Mechanism: All Watchdogs Alarm: Watchdog Time-out. This alarm is a logical OR over all watchdog time-out alarms Alarm Type: Pulse
ALM8[18]	SCU	Safety Mechanism: Lockstep Dual Rail Monitor Alarm: Dual Rail Error Alarm Type: Pulse
ALM8[19]	SCU	Safety Mechanism: Emergency Stop Alarm: External Emergency Stop Signal Event Alarm Type: Pulse
ALM8[20]	SCU	Safety Mechanism: Pad Monitor Alarm: Pad Heating Alarm Alarm Type: Pulse Note: This alarm is triggered by the pad-heating enable signal of all core supply-pads. It will also be triggered by the enable signal for initialisation of security sensitive RAMs and TCU test enable signals
ALM8[21]	SCU	Safety Mechanism: LBIST Test Mode Alarm: LBIST Test Mode Alarm Alarm Type: Level Note: This alarm is also set if TCU related signals are activated in the SCU causing it to fail
ALM8[22]	INT	Safety Mechanism: Interrupt Monitor Alarm: EDC Configuration and Data Path Error Alarm Type: Pulse
ALM8[23]	DMA	Safety Mechanism: DMA SRI ECC Alarm: DMA SRI ECC Error Alarm Type: Pulse
ALM8[24]	Reserved	Reserved
ALM8[25]	iom	Safety Mechanism: External Alarm Alarm: Pin Mismatch Indication Alarm Type: Level
ALM8[26]	SCU	Safety Mechanism: External Alarm Alarm: External Request Unit Alarm 4 Alarm Type: Pulse

Safety Management Unit (SMU)

Table 175 Alarm Mapping related to ALM8 group (cont'd)

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM8[27]	SCU	Safety Mechanism: External Alarm Alarm: External Request Unit Alarm 5 Alarm Type: Pulse
ALM8[28]	SCU	Safety Mechanism: External Alarm Alarm: External Request Unit Alarm 6 Alarm Type: Pulse
ALM8[29]	SCU	Safety Mechanism: External Alarm Alarm: External Request Unit Alarm 7 Alarm Type: Pulse
ALM8[30]	SCU	Safety Mechanism: Core Domain Die Temperature Sensor Alarm: Under Temperature Alarm Alarm Type: Level
ALM8[31]	SCU	Safety Mechanism: Core Domain Die Temperature Sensor Alarm: Over Temperature Alarm Alarm Type: Level

Alarm Mapping related to ALM9 group

Table 176 Alarm Mapping related to ALM9 group

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM9[0]	PMS	Safety Mechanism: Die Temperature Sensor Alarm: Temperature Overflow Alarm Type: Level
ALM9[1]	PMS	Safety Mechanism: Die Temperature Sensor Alarm: Temperature Underflow Alarm Type: Level
ALM9[2]	Reserved	Reserved
ALM9[3]	Page 25	Safety Mechanism: Voltage Monitor Alarm: Over-voltage Alarm Alarm Type: Level
ALM9[4]	Reserved	Reserved
ALM9[5]	Page 25	Safety Mechanism: Voltage Monitor Alarm: Under-voltage Alarm Alarm Type: Level
ALM9[14:6]	Reserved	Reserved
ALM9[15]	Page 25	Safety Mechanism: Voltage Monitor Alarm: Short to Low/High Alarm Alarm Type: Level
ALM9[16]	Page 24	Safety Mechanism: Voltage Monitor Alarm: Over-voltage Alarm Alarm Type: Level

Safety Management Unit (SMU)

Table 176 Alarm Mapping related to ALM9 group (cont'd)

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM9[17]	Page 24	Safety Mechanism: Voltage Monitor Alarm: Under-voltage Alarm Alarm Type: Level
ALM9[19:18]	Reserved	Reserved
ALM9[20]	EMEMWRAPPER	Safety Mechanism: EMEM Monitor Alarm: Unexpected Write to EMEM Alarm Alarm Type: Pulse
ALM9[21]	EMEMWRAPPER	Safety Mechanism: SEP Control Logic Monitor Alarm: SEP Control Logic Alarm Alarm Type: Pulse
ALM9[22]	EMEMWRAPPER	Safety Mechanism: SPU Lockstep Control Logic Input Monitor Alarm: SPU Configuration Error Alarm Alarm Type: Pulse
ALM9[23]	Reserved	Reserved
ALM9[26:24]	Reserved	Reserved
ALM9[27]	Reserved	Reserved
ALM9[28]	SPU0	Safety Mechanism: SPU Safety Monitor Alarm: SPU0 Safety Alarm Alarm Type: Pulse
ALM9[29]	Reserved	Reserved
ALM9[30]	RIF0	Safety Mechanism: RIF Safety Monitor Alarm: RIF0 Safety Alarm Alarm Type: Pulse
ALM9[31]	Reserved	Reserved

Alarm Mapping related to ALM10 group

Table 177 Alarm Mapping related to ALM10 group

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM10[0]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 0 Alarm Type: Pulse
ALM10[1]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 1 Alarm Type: Pulse
ALM10[2]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 2 Alarm Type: Pulse
ALM10[3]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 3 Alarm Type: Pulse

Safety Management Unit (SMU)

Table 177 Alarm Mapping related to ALM10 group (cont'd)

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM10[4]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 4 Alarm Type: Pulse
ALM10[5]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 5 Alarm Type: Pulse
ALM10[6]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 6 Alarm Type: Pulse
ALM10[7]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 7 Alarm Type: Pulse
ALM10[8]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 8 Alarm Type: Pulse
ALM10[9]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 9 Alarm Type: Pulse
ALM10[10]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 10 Alarm Type: Pulse
ALM10[11]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 11 Alarm Type: Pulse
ALM10[12]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 12 Alarm Type: Pulse
ALM10[13]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 13 Alarm Type: Pulse
ALM10[14]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 14 Alarm Type: Pulse
ALM10[15]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 15 Alarm Type: Pulse
ALM10[16]	SMU_CORE	Safety Mechanism: Recovery Timer 0 Alarm: Timer Time-out Alarm Type: Pulse
ALM10[17]	SMU_CORE	Safety Mechanism: Recovery Timer 1 Alarm: Timer Time-out Alarm Type: Pulse

Safety Management Unit (SMU)

Table 177 Alarm Mapping related to ALM10 group (cont'd)

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM10[18]	FSP	Safety Mechanism: ErrorPin Alarm: ErrorPin Fault State Activation Alarm Type: Pulse
ALM10[19]	Reserved	Reserved
ALM10[20]	CCU	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop correctable error detected Alarm Type: Level
ALM10[21]	Page 24	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop uncorrectable error detected Alarm Type: Level
ALM10[22]	Page 24	Safety Mechanism: Access Enable Protection Alarm: Access Enable error Alarm Type: Pulse
ALM10[31:23]	Reserved	Reserved

Alarm Mapping related to ALM11 group

Table 178 Alarm Mapping related to ALM11 group

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM11[0]	EMEMWRAPPER	Safety Mechanism: SRI Error Detection Code (EDC) Alarm: EDC Address Phase Error Alarm Type: Pulse
ALM11[1]	EMEMWRAPPER	Safety Mechanism: SRI Error Detection Code (EDC) Alarm: EDC Write Phase Error Alarm Type: Pulse
ALM11[2]	Page 24	Safety Mechanism: SRI Error Detection Code (EDC) Alarm: EDC Address Phase Error Alarm Type: Pulse
ALM11[3]	Page 24	Safety Mechanism: SRI Error Detection Code (EDC) Alarm: EDC Write Phase Error Alarm Type: Pulse
ALM11[4]	DMU	Safety Mechanism: SRI Error Detection Code (EDC) Alarm: EDC Address Phase Error Alarm Type: Pulse
ALM11[5]	DMU	Safety Mechanism: SRI Error Detection Code (EDC) Alarm: EDC Write Phase Error Alarm Type: Pulse
ALM11[6]	SFIBRIDGE2	Safety Mechanism: SRI Error Detection Code (EDC) Alarm: EDC Address Phase Error Alarm Type: Pulse
ALM11[7]	SFIBRIDGE2	Safety Mechanism: SRI Error Detection Code (EDC) Alarm: EDC Write Phase Error Alarm Type: Pulse

Safety Management Unit (SMU)

Table 178 Alarm Mapping related to ALM11 group (cont'd)

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM11[8]	Reserved	Reserved
ALM11[9]	SFIBRIDGE1	Safety Mechanism: SRI Error Detection Code (EDC) Alarm: EDC Read Phase Error Alarm Type: Pulse
ALM11[10]	Reserved	Reserved
ALM11[11]	Reserved	Reserved
ALM11[12]	converter_0	Safety Mechanism: Converter Alarm: Phase Synchronizer Error Alarm Type: Level
ALM11[13]	Page 24	Safety Mechanism: SRI SOTA Monitor Alarm: SOTA Swap Error Alarm Type: Pulse
ALM11[31:14]	Reserved	Reserved

Alarm Mapping related to ALM20 group

Table 179 Alarm Mapping related to ALM20 group

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM20[3:0]	Reserved	Reserved
ALM20[4]	PMS	Safety Mechanism: Voltage Monitor Alarm: VDD Over-voltage Alarm Alarm Type: Level
ALM20[5]	PMS	Safety Mechanism: Voltage Monitor Alarm: VDDPD Over-voltage Alarm Alarm Type: Level
ALM20[6]	PMS	Safety Mechanism: Voltage Monitor Alarm: VDDP3 Over-voltage Alarm Alarm Type: Level
ALM20[7]	PMS	Safety Mechanism: Voltage Monitor Alarm: VDDM Over-voltage Alarm Alarm Type: Level
ALM20[8]	PMS	Safety Mechanism: Voltage Monitor Alarm: VEXT Over-voltage Alarm Alarm Type: Level
ALM20[9]	PMS	Safety Mechanism: Voltage Monitor Alarm: VEVR SB Over-voltage Alarm Alarm Type: Level
ALM20[10]	PMS	Safety Mechanism: Voltage Monitor Alarm: VDD Under-voltage Alarm Alarm Type: Level
ALM20[11]	PMS	Safety Mechanism: Voltage Monitor Alarm: VDDPD Under-voltage Alarm Alarm Type: Level

Safety Management Unit (SMU)

Table 179 Alarm Mapping related to ALM20 group (cont'd)

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM20[12]	PMS	Safety Mechanism: Voltage Monitor Alarm: VDDP3 Under-voltage Alarm Alarm Type: Level
ALM20[13]	PMS	Safety Mechanism: Voltage Monitor Alarm: VDDM Under-voltage Alarm Alarm Type: Level
ALM20[14]	PMS	Safety Mechanism: Voltage Monitor Alarm: VEXT Under-voltage Alarm Alarm Type: Level
ALM20[15]	PMS	Safety Mechanism: Voltage Monitor Alarm: VEVRSB Under-voltage Alarm Alarm Type: Level
ALM20[31:16]	Reserved	Reserved

Alarm Mapping related to ALM21 group

Table 180 Alarm Mapping related to ALM21 group

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM21[0]	hsm	Safety Mechanism: Voltage Monitor Alarm: VDD Under-voltage Alarm Alarm Type: Level
ALM21[1]	hsm	Safety Mechanism: Voltage Monitor Alarm: VDDP3 Under-voltage Alarm Alarm Type: Level
ALM21[2]	hsm	Safety Mechanism: Voltage Monitor Alarm: VEXT Under-voltage Alarm Alarm Type: Level
ALM21[3]	hsm	Safety Mechanism: Voltage Monitor Alarm: VDD Over-voltage Alarm Alarm Type: Level
ALM21[4]	hsm	Safety Mechanism: Voltage Monitor Alarm: VDDP3 over-voltage Alarm Alarm Type: Level
ALM21[5]	hsm	Safety Mechanism: Voltage Monitor Alarm: VEXT over-voltage Alarm Alarm Type: Level
ALM21[6]	Reserved	Reserved
ALM21[7]	Page 24	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop uncorrectable error detected Alarm Type: Level
ALM21[8]	PMS	Safety Mechanism: Die Temperature Sensor Alarm: Temperature underflow Alarm Type: Level

Safety Management Unit (SMU)

Table 180 Alarm Mapping related to ALM21 group (cont'd)

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM21[9]	PMS	Safety Mechanism: Die Temperature Sensor Alarm: Temperature overflow Alarm Type: Level
ALM21[10]	PMS	Safety Mechanism: Register Access Protection Alarm: Access Protection violation Alarm Type: Pulse
ALM21[11]	PMS	Safety Mechanism: Voltage Monitor Alarm: EVRC Short to Low Alarm Alarm Type: Level
ALM21[12]	PMS	Safety Mechanism: Voltage Monitor Alarm: EVRC Short to High Alarm Alarm Type: Level
ALM21[13]	PMS	Safety Mechanism: Voltage Monitor Alarm: EV33 Short to Low Alarm Alarm Type: Level
ALM21[14]	PMS	Safety Mechanism: Voltage Monitor Alarm: EV33 Short to High Alarm Alarm Type: Level
ALM21[15]	CCU	Safety Mechanism: Clock Alive Monitor Alarm: PLLx/fSPB Alive Alarm (provided on fBACK clock with x = 0..2) Alarm Type: Level Note: This alarm is also set if TCU related signals are activated in the CCU causing the clocks to fail
ALM21[16]	SMU_CORE	Safety Mechanism: SMU_core Alive Monitor Alarm: SMU_core Alive Alarm Alarm Type: Pulse
ALM21[31:17]	Reserved	Reserved

15.5 Connectivity

Table 181 Connections of SMU

Interface Signals	connects		Description
SMU:FSP(0)	to	P33.8:HWOUT(0)	FSP[1..0] Output Signals - Generated by SMU_core
SMU:FSP(1)	to	P33.10:HWOUT(0)	FSP[1..0] Output Signals - Generated by SMU_core
SMU:FSP_STS(0)	from	P33.8:IN	FSP Status Input - Shows the actual state of the FSP ErroPin
SMU:FSP_STS(1)	from	P33.10:IN	FSP Status Input - Shows the actual state of the FSP ErroPin
SMU:RUNSTATE	to	SCU:smu_wdt_run	SMU_core RUN state indication
SMU:INT(2:0)	to	INT:smu.INT(2:0)	SMU Service Request

Safety Management Unit (SMU)

15.6 Revision History

Table 182 Revision History

Reference	Change to Previous Version	Comment
V4.0.17		
	First release	
V4.0.18		
Page 41	Updated description of ALM21[0] and ALM21[3]	
Page 41	Added description for ALM21[6]	
Page 34	Updated description for ALM8[20]	
Page 1	Missing blank fixed	
V4.0.19		
Page 22 , Page 32	Added FSI_RAM Alarms ALM7[0:2] which were not documented in the previous version	
Page 26	Added Alarm Types in Alarm Mapping Tables	
Page 2	Typo fixed, no functional change	
Page 43	Revision History updated	
V4.0.20		
Page 22	Updated description of ALM7[6:8] for SPU_FFT_RAM instances	
Page 22	Updated description of ALM6[16:18] for MCAN instances	
Page 22 , Page 30 , Page 6	Removed ALM6[13:15] as they don't exist in this device	
V4.0.21		
-	No functional changes	
V4.0.22		
Page 30 , Page 6	Removed ALM6[10:12] as they don't exist in this device	
Page 32 , Page 7	Removed ALM7[19] as they don't exist in this device	
Page 27	Updated description of ALM1[0] and ALM1[2]	
V4.0.23		
Page 30	Updated description of ALM6[8]	
Page 22	Added CPU0.DMEM1 Alarms ALM0[9:11] which were not documented in the previous version. Removed CPU1.DMEM1 ALM1[9:11] as they don't exist in this device	
Page 22	Added DMA Alarms ALM6[19:21] which were not documented in the previous version.	

Interrupt Router (IR)

16 Interrupt Router (IR)

This chapter supplements the family documentation with device specific information for TC33xEXT.

The Interrupt Router allocates two address ranges

- Interrupt Router System and OTGM register address range: 2 * 256 byte address range covering the Interrupt Router system registers, ICU control registers and OTGM registers ([Chapter 16.2](#))
- SRC register address range: 8 KByte address range covering the Service Request Control registers ([Chapter 16.4](#))

16.1 TC33xEXT Specific Interrupt Router Configuration

Table 183 TC33xEXT specific configuration of INT

Parameter	INT
Number of Interrupt Service Providers	3
Number of SRB groups	2

Table 184 TC33xEXT specific configuration of SRC

Parameter	SRC
Number of Service Request Nodes	1024

Interrupt Router (IR)

16.2 TC33xEXT Specific Control Registers

This chapter describes the TC33xEXT specific Interrupt Router system, OTGM and ICU registers

List of used Access Protection Register abbreviations

- P0 -> ACCEN_SRBx, write protection of the related SRBx register. Number of Service Request Broadcast registers (SRB) and the related ACCEN_SRB registers is equal to the number of implemented TriCore CPUs.
- P1 -> ACCEN_CONFIG, write protection of all SRCx[15:0] and ICUx Error Capture registers (ECRx)
- P2 -> ACCEN_SRC_TOSx, write protects bits [31:16] of all SRCs that are mapped to TOSx (SRC.TOS=x). For each implemented Interrupt Control Unit, one ACCEN_SRC_TOSx register is implemented.

Note: A violation of the access protection will not be executed (e.g. a write to a 'Px'/ACCEN protected register by an SPB access with a disabled Master TAG-ID). In this case an access protection error is signaled to the SMU. Beside this signaling to the SMU, no other error, interrupt or trap is generated.

Interrupt Router Module Registers




Figure 5 Interrupt Router module registers (SRC registers are described in [Chapter 16.4](#))

Table 185 Register Address Space - INT

Module	Base Address	End Address	Note
INT	F0037000 _H	F0037FFF _H	IR Status and Control Registers

Interrupt Router (IR)

Table 186 Register Overview - INT (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
INT_ID	Module Identification Register	0008 _H	U,SV	nBE	Application Reset	See Family Spec
INT_SRBx (x=0-1)	Service Request Broadcast Register x	0010 _H +x *4	U,SV	SV,P0	Application Reset	See Family Spec
INT_OOBS	OTGM OTGB0/1 Status	0080 _H	U,SV	nBE	Application Reset	See Family Spec
INT_OSSIC	OTGM SSI Control	0084 _H	U,SV	SV	Application Reset	See Family Spec
INT_OIXTS	OTGM IRQ MUX Trigger Set Select	0088 _H	U,SV	SV	Application Reset	See Family Spec
INT_OIXMS	OTGM IRQ MUX Missed IRQ Select	008C _H	U,SV	SV	Application Reset	See Family Spec
INT_OIXS0	OTGM IRQ MUX Select 0	0090 _H	U,SV	SV	Application Reset	See Family Spec
INT_OIXS1	OTGM IRQ MUX Select 1	0094 _H	U,SV	SV	Application Reset	See Family Spec
INT_OIT	OTGM IRQ Trace	00A0 _H	U,SV	SV	Application Reset	See Family Spec
INT_OMISP	OTGM MCDS I/F Sensitivity Posedge	00A4 _H	U,SV	SV	Application Reset	See Family Spec
INT_OMISN	OTGM MCDS I/F Sensitivity Negedge	00A8 _H	U,SV	SV	Application Reset	See Family Spec
INT_ACCEN_CON FIG0	Access Enable covering all INT_ECRx and all SRCy[15:0], Register 0	00F0 _H	U,SV	SV,SE	Application Reset	See Family Spec
INT_ACCEN_CON FIG1	Access Enable covering all INT_ECRx and all SRCy[15:0], Register 1	00F4 _H	U,SV	SV,SE	Application Reset	See Family Spec
INT_ACCEN_SRB x0 (x=0-1)	Access Enable covering SRBx, Register 0	0100 _H +x *8	U,SV	SV,SE	Application Reset	See Family Spec

Interrupt Router (IR)

Table 186 Register Overview - INT (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
INT_ACCEN_SRBx1 (x=0-1)	Access Enable covering SRBx, Register 1	0104 _H +x*8	U,SV	SV,SE	Application Reset	See Family Spec
INT_ACCEN_SRC_TOSx0 (x=0-2)	Access Enable covering all SRCx[31:16] mapped to ICUx, Register 0	0180 _H +x*8	U,SV	SV,SE	Application Reset	See Family Spec
INT_ACCEN_SRC_TOSx1 (x=0-2)	Access Enable covering all SRCx[31:16] mapped to ICUx, Register 1	0184 _H +x*8	U,SV	SV,SE	Application Reset	See Family Spec
INT_LWSRx (x=0-2)	Latest Winning Service Request Register x, related to ICUx	0200 _H +x*10 _H	U,SV	nBE	Application Reset	See Family Spec
INT_LASRx (x=0-2)	Last Acknowledged Service Request Register x, related to ICUx	0204 _H +x*10 _H	U,SV	nBE	Application Reset	See Family Spec
INT_ECRx (x=0-2)	Error Capture Register x, related to ICUx	0208 _H +x*10 _H	U,SV	SV,P1	Application Reset	See Family Spec

16.3 TC33xEXT Specific Registers

No deviations from the Family Spec

Interrupt Router (IR)

16.4 TC33xEXT Specific Service Request Control (SRC) registers

This chapter describes the TC33xEXT Service Request Control (SRC) registers.

Table 188 shows all registers associated with the Interrupt Router module in the device. This chapter describes the Service Request Control registers including:

- Mapping of Aurix module interrupt triggers to SRC
- SRC offsets
- The index number of an SRC can be calculated with the SRC Offset: $\text{Index}(\text{SRC}) = \langle \text{SRC Address Offset} \rangle / 4$

List of used Access Protection Register abbreviations

- P0 -> ACCEN_SRBx, write protection of the related SRBx register. Number of Service Request Broadcast registers (SRB) and the related ACCEN_SRB registers is equal to the number of implemented TriCore CPUs.
- P1 -> ACCEN_CONFIG, write protection of all SRCx[15:0] and ICUx Error Capture registers (ECRx)
- P2 -> ACCEN_SRC_TOSx, write protects bits [31:16] of all SRCs that are mapped to TOSx (SCR.TOS=x). For each implemented Interrupt Control Unit, one ACCEN_SRC_TOSx register is implemented.

Note: A violation of the access protection will not be executed (e.g. a write to a 'Px' /ACCEN protected register from a disabled master). In this case an access protection error is signaled to the SMU. Beside this signaling to the SMU, no other error, interrupt or trap is generated.

Table 187 Register Address Space - SRC

Module	Base Address	End Address	Note
SRC	F0038000 _H	F0039FFF _H	IR Service Request Control Registers (SRC)

Table 188 Register Overview - SRC (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SRC_CPUxSB (x=0-1)	CPUx Software Breakpoint Service Request	00000 _H + x*4	U,SV	SV,P1,P2	Debug Reset	9
SRC_BCUSPB	SBCU Service Request (SPB Bus Control Unit)	00020 _H	U,SV	SV,P1,P2	Debug Reset	9
SRC_BCUBBB	EBCU Service Request (BBB Bus Control Unit, on ED and ADAS devices only)	00024 _H	U,SV	SV,P1,P2	Debug Reset	9
SRC_AGBT	AGBT Service Request (on ED devices only)	0002C _H	U,SV	SV,P1,P2	Debug Reset	9
SRC_XBAR0	SRI Domain 0 Service Request	00030 _H	U,SV	SV,P1,P2	Debug Reset	9
SRC_CERBERUSy (y=0-1)	Cerberus Service Request y	00040 _H + y*4	U,SV	SV,P1,P2	Debug Reset	9
SRC_ASCLINxTX (x=0-5)	ASCLINx Transmit Service Request	00050 _H + x*12	U,SV	SV,P1,P2	Application Reset	9
SRC_ASCLINxRX (x=0-5)	ASCLINx Receive Service Request	00054 _H + x*12	U,SV	SV,P1,P2	Application Reset	9

Interrupt Router (IR)

Table 188 Register Overview - SRC (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SRC_ASCLINxERR (x=0-5)	ASCLINx Error Service Request	00058 _H + x*12	U,SV	SV,P1,P2	Application Reset	9
SRC_MTUDONE	MTU Done Service Request	000EC _H	U,SV	SV,P1,P2	Application Reset	9
SRC_QSPIxTX (x=0-3)	QSPIx Transmit Service Request	000F0 _H + x*14 _H	U,SV	SV,P1,P2	Application Reset	12
SRC_QSPIxRX (x=0-3)	QSPIx Receive Service Request	000F4 _H + x*14 _H	U,SV	SV,P1,P2	Application Reset	12
SRC_QSPIxERR (x=0-3)	QSPIx Error Service Request	000F8 _H + x*14 _H	U,SV	SV,P1,P2	Application Reset	12
SRC_QSPIxPT (x=0-3)	QSPIx Phase Transition Service Request	000FC _H + x*14 _H	U,SV	SV,P1,P2	Application Reset	12
SRC_QSPIxU (x=0-3)	QSPIx User Defined Service Request	00100 _H + x*14 _H	U,SV	SV,P1,P2	Application Reset	12
SRC_QSPI2HC	QSPI2 High Speed Capture Service Request	00178 _H	U,SV	SV,P1,P2	Application Reset	12
SRC_QSPI3HC	QSPI3 High Speed Capture Service Request	0017C _H	U,SV	SV,P1,P2	Application Reset	12
SRC_SENTx (x=0-9)	SENT TRIGx Service Request	00240 _H + x*4	U,SV	SV,P1,P2	Application Reset	12
SRC_CCU6xSRy (x=0-1;y=0-3)	CCUx Service Request y	002C0 _H + x*10 _H +y* 4	U,SV	SV,P1,P2	Application Reset	12
SRC_GPT120CIR Q	GPT120 CAPREL Service Request	002E0 _H	U,SV	SV,P1,P2	Application Reset	12
SRC_GPT120T2	GPT120 Timer 2 Service Request	002E4 _H	U,SV	SV,P1,P2	Application Reset	14
SRC_GPT120T3	GPT120 Timer 3 Service Request	002E8 _H	U,SV	SV,P1,P2	Application Reset	14
SRC_GPT120T4	GPT120 Timer 4 Service Request	002EC _H	U,SV	SV,P1,P2	Application Reset	14
SRC_GPT120T5	GPT120 Timer 5 Service Request	002F0 _H	U,SV	SV,P1,P2	Application Reset	14
SRC_GPT120T6	GPT120 Timer 6 Service Request	002F4 _H	U,SV	SV,P1,P2	Application Reset	14
SRC_STMxSRy (x=0-1;y=0-1)	System Timer x Service Request y	00300 _H + x*8+y*4	U,SV	SV,P1,P2	Application Reset	14
SRC_FCE0	FCE0 Error Service Request	00330 _H	U,SV	SV,P1,P2	Application Reset	14

Interrupt Router (IR)

Table 188 Register Overview - SRC (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SRC_DMAERRy (y=0-3)	DMA Error Service Request y	00340 _H + y*4	U,SV	SV,P1,P2	Application Reset	14
SRC_DMACHy (y=0-63)	DMA Channel y Service Request	00370 _H + y*4	U,SV	SV,P1,P2	Application Reset	14
SRC_SDMMCERR	SDMMC Error Service Request	00570 _H	U,SV	SV,P1,P2	Application Reset	14
SRC_SDMMCDMA	SDMMC DMA Ready Service Request	00574 _H	U,SV	SV,P1,P2	Application Reset	17
SRC_GETHy (y=0-9)	GETH Service Request y	00580 _H + y*4	U,SV	SV,P1,P2	Application Reset	17
SRC_CANxINTy (x=0;y=0-15)	CANx Service Request y	005B0 _H + y*4	U,SV	SV,P1,P2	Application Reset	17
SRC_VADCGxSRy (x=0-5;y=0-3)	EVADC Group x Service Request y	00670 _H + x*10 _H +y*4	U,SV	SV,P1,P2	Application Reset	17
SRC_VADCCGxSRy (x=0-1;y=0-3)	EVADC Common Group x Service Request y	00750 _H + x*10 _H +y*4	U,SV	SV,P1,P2	Application Reset	17
SRC_DMUHOST	DMU Host Service Request	00860 _H	U,SV	SV,P1,P2	Application Reset	17
SRC_DMUFSI	DMU FSI Service Request	00864 _H	U,SV	SV,P1,P2	Application Reset	17
SRC_HSMMy (y=0-1)	HSM Service Request y	00870 _H + y*4	U,SV	SV,P1,P2	Application Reset	17
SRC_SCUERUx (x=0-3)	SCU ERU Service Request x	00880 _H + x*4	U,SV	SV,P1,P2	Application Reset	17
SRC_PMSDTS	PMS DTS Service Request	008AC _H	U,SV	SV,P1,P2	Application Reset	17
SRC_PMSx (x=0-3)	Power Management System Service Request x	008B0 _H + x*4	U,SV	SV,P1,P2	Application Reset	19
SRC_SCR	Stand By Controller Service Request	008C0 _H	U,SV	SV,P1,P2	Application Reset	19
SRC_SMUy (y=0-2)	SMU Service Request y	008D0 _H + y*4	U,SV	SV,P1,P2	Application Reset	19
SRC_HSPDM0BFR	HSPDM0 Buffer Service Request	00900 _H	U,SV	SV,P1,P2	Application Reset	19
SRC_HSPDM0RAMP	HSPDM0 RAMP Events Service Request	00904 _H	U,SV	SV,P1,P2	Application Reset	19
SRC_HSPDM0ERR	HSPDM0 Error / RAM Overflow Service Request	00908 _H	U,SV	SV,P1,P2	Application Reset	19

Interrupt Router (IR)

Table 188 Register Overview - SRC (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SRC_RIFxERR (x=0)	Radar Interface x Error Service Request	00970 _H	U,SV	SV,P1,P2	Application Reset	19
SRC_RIFxINT (x=0)	Radar Interface x Service Request	00974 _H	U,SV	SV,P1,P2	Application Reset	19
SRC_SPUxINT (x=0)	SPU x Service Request	00980 _H	U,SV	SV,P1,P2	Application Reset	19
SRC_SPUxERR (x=0)	SPU x Error Service Request	00984 _H	U,SV	SV,P1,P2	Application Reset	19
SRC_GP SRxy (x=0-1;y=0-7)	General Purpose Group x Service Request y	00990 _H + $x \cdot 20_{\text{H}} + y \cdot 4$	U,SV	SV,P1,P2	Application Reset	21

Interrupt Router (IR)

16.5 TC33xEXT Specific Registers

16.5.1 IR Service Request Control Registers (SRC)

CPUx Software Breakpoint Service Request

SRC_CPUxSB (x=0-1)

CPUx Software Breakpoint Service Request (00000_H + x*4)Debug Reset Value: 0000 0000_H

SRC_BCUSPB

SBCU Service Request [SPB Bus Control Unit] (00020_H)Debug Reset Value: 0000 0000_H

SRC_BCUBBB

EBCU Service Request [BBB Bus Control Unit, on ED and ADAS devices only] (00024_H) Debug Reset Value: 0000 0000_H

SRC_AGBT

AGBT Service Request [on ED devices only] (0002C_H)Debug Reset Value: 0000 0000_H

SRC_XBAR0

SRI Domain 0 Service Request (00030_H)Debug Reset Value: 0000 0000_H

SRC_CERBERUSy (y=0-1)

Cerberus Service Request y (00040_H + y*4)Debug Reset Value: 0000 0000_H

SRC_ASCLINxTX (x=0-5)

ASCLINx Transmit Service Request (00050_H + x*12)Application Reset Value: 0000 0000_H

SRC_ASCLINxRX (x=0-5)

ASCLINx Receive Service Request (00054_H + x*12)Application Reset Value: 0000 0000_H

SRC_ASCLINxERR (x=0-5)

ASCLINx Error Service Request (00058_H + x*12)Application Reset Value: 0000 0000_H

SRC_MTUDONE

MTU Done Service Request (000EC_H)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	SWSC LR	SWS	IOVCL R	IOV	SETR	CLRR	SRR	0	0	0	0	0	0	0	0
r	w	rh	w	rh	w	w	rh	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	TOS	0	0	SRE	0	0	0	0	0	0	0	0	0
r	r	r	rw	r	r	rw	r	r	r	r	r	r	r	r	r

Interrupt Router (IR)

Field	Bits	Type	Description
SRPN	7:0	rw	Service Request Priority Number The SRPN bit field defines the priority of a service request with respect to service requests with to the same service provider (same SRC.TOS configuration): 00 _H -> Service request is on lowest priority ... FF _H -> Service request is on highest priority Notes <ol style="list-style-type: none"> For a CPU 01_H is the lowest priority as 00_H is never serviced. For a DMA 00_H triggers channel 0. For DMA, SRPN must not be greater than the highest implemented DMA channel number.
SRE	10	rw	Service Request Enable 0 _B Service request is disabled 1 _B Service request is enabled
TOS	13:11	rw	Type of Service Control The TOS bit field configuration maps a Service Request to an Interrupt Service Provider: 000 _B CPU0 service is initiated 001 _B DMA service is initiated 010 _B CPU1 service is initiated Others , Reserved (no action)
ECC	20:16	rwh	Error Correction Code The ECC bit field will be updated by the SRN under the following conditions: <ul style="list-style-type: none"> Write or Read-Modify-Write to SRC[31:0] Write to SRC[15:0] (16-bit write) Write to SRC[15:8] or write to SRC[7:0] (byte write)
SRR	24	rh	Service Request Flag The SRR bit shows the status of the Service Request. 0 _B No service request is pending 1 _B A service request is pending
CLRR	25	w	Request Clear Bit The CLRR bit is required to reset SRR . 0 _B No action 1 _B Clear SRR; bit value is not stored; read always returns 0; no action if SETR is set in parallel.
SETR	26	w	Request Set Bit The SETR bit is required to set SRR . 0 _B No action 1 _B Set SRR and SWS; SRR bit value is not stored; read always returns 0; no action if CLRR is set in parallel.

Interrupt Router (IR)

Field	Bits	Type	Description
IOV	27	rh	Interrupt Trigger Overflow Bit The IOV bit is set by HW if a new service request was triggered via interrupt trigger or SETR bit while the SRN has still an pending service request. 0 _B No Interrupt Trigger Overflow detected 1 _B Interrupt Overflow Detected.
IOVCLR	28	w	Interrupt Trigger Overflow Clear Bit IOVCLR is required to reset IOV . 0 _B No action 1 _B Clear IOV; bit value is not stored; read always returns 0.
SWS	29	rh	SW Sticky Bit The Software Sticky Bit is set when the SRR bit has been set via the SETR bit. This bit can be cleared by writing with 1 to SWSCLR . Writing to SWS has no effect. 0 _B No interrupt was initiated via SETR 1 _B Interrupt was initiated via SETR
SWSCLR	30	w	SW Sticky Clear Bit SWSCLR is required to reset SWS . 0 _B No action 1 _B Clear SWS; bit value is not stored; read always returns 0.
0	9:8, 15:14, 23:21, 31	r	Reserved Read as 0; should be written with 0.

Interrupt Router (IR)

SRC_QSPIxTX (x=0-3)		
QSPIx Transmit Service Request	(000F0 _H +x*14 _H)	Application Reset Value: 0000 0000 _H
SRC_QSPIxRX (x=0-3)		
QSPIx Receive Service Request	(000F4 _H +x*14 _H)	Application Reset Value: 0000 0000 _H
SRC_QSPIxERR (x=0-3)		
QSPIx Error Service Request	(000F8 _H +x*14 _H)	Application Reset Value: 0000 0000 _H
SRC_QSPIxPT (x=0-3)		
QSPIx Phase Transition Service Request	(000FC _H +x*14 _H)	Application Reset Value: 0000 0000 _H
SRC_QSPIxU (x=0-3)		
QSPIx User Defined Service Request	(00100 _H +x*14 _H)	Application Reset Value: 0000 0000 _H
SRC_QSPI2HC		
QSPI2 High Speed Capture Service Request	(00178 _H)	Application Reset Value: 0000 0000 _H
SRC_QSPI3HC		
QSPI3 High Speed Capture Service Request	(0017C _H)	Application Reset Value: 0000 0000 _H
SRC_SENTx (x=0-9)		
SENT TRIGx Service Request	(00240 _H +x*4)	Application Reset Value: 0000 0000 _H
SRC_CCU6xSRy (x=0-1;y=0-3)		
CCUx Service Request y	(002C0 _H +x*10 _H +y*4)	Application Reset Value: 0000 0000 _H
SRC_GPT120CIRQ		
GPT120 CAPREL Service Request	(002E0 _H)	Application Reset Value: 0000 0000 _H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	SWSC LR	SWS	IOVCL R	IOV	SETR	CLRR	SRR	0							
r	w	rh	w	rh	w	w	rh	r						rwh	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0			TOS		SRE	0									
r			rw		rw	r									

Field	Bits	Type	Description
SRPN	7:0	rw	Service Request Priority Number The SRPN bit field defines the priority of a service request with respect to service requests with to the same service provider (same SRC.TOS configuration): 00 _H -> Service request is on lowest priority ... FF _H -> Service request is on highest priority Notes <ol style="list-style-type: none"> For a CPU 01_H is the lowest priority as 00_H is never serviced. For a DMA 00_H triggers channel 0. For DMA, SRPN must not be greater than the highest implemented DMA channel number.
SRE	10	rw	Service Request Enable 0 _B Service request is disabled 1 _B Service request is enabled

Interrupt Router (IR)

Field	Bits	Type	Description
TOS	13:11	rw	Type of Service Control The TOS bit field configuration maps a Service Request to an Interrupt Service Provider: 000 _B CPU0 service is initiated 001 _B DMA service is initiated 010 _B CPU1 service is initiated Others , Reserved (no action)
ECC	20:16	rwh	Error Correction Code The ECC bit field will be updated by the SRN under the following conditions: <ul style="list-style-type: none"> • Write or Read-Modify-Write to SRC[31:0] • Write to SRC[15:0] (16-bit write) • Write to SRC[15:8] or write to SRC[7:0] (byte write)
SRR	24	rh	Service Request Flag The SRR bit shows the status of the Service Request. 0 _B No service request is pending 1 _B A service request is pending
CLRR	25	w	Request Clear Bit The CLRR bit is required to reset SRR . 0 _B No action 1 _B Clear SRR; bit value is not stored; read always returns 0; no action if SETR is set in parallel.
SETR	26	w	Request Set Bit The SETR bit is required to set SRR . 0 _B No action 1 _B Set SRR and SWS; SRR bit value is not stored; read always returns 0; no action if CLRR is set in parallel.
IOV	27	rh	Interrupt Trigger Overflow Bit The IOV bit is set by HW if a new service request was triggered via interrupt trigger or SETR bit while the SRN has still an pending service request. 0 _B No Interrupt Trigger Overflow detected 1 _B Interrupt Overflow Detected.
IOVCLR	28	w	Interrupt Trigger Overflow Clear Bit IOVCLR is required to reset IOV . 0 _B No action 1 _B Clear IOV; bit value is not stored; read always returns 0.
SWS	29	rh	SW Sticky Bit The Software Sticky Bit is set when the SRR bit has been set via the SETR bit. This bit can be cleared by writing with 1 to SWSCLR . Writing to SWS has no effect. 0 _B No interrupt was initiated via SETR 1 _B Interrupt was initiated via SETR

Interrupt Router (IR)

Field	Bits	Type	Description
SWSCLR	30	w	SW Sticky Clear Bit SWSCLR is required to reset SWS . 0 _B No action 1 _B Clear SWS; bit value is not stored; read always returns 0.
0	9:8, 15:14, 23:21, 31	r	Reserved Read as 0; should be written with 0.

SRC_GPT120T2

GPT120 Timer 2 Service Request (002E4_H) Application Reset Value: 0000 0000_H

SRC_GPT120T3

GPT120 Timer 3 Service Request (002E8_H) Application Reset Value: 0000 0000_H

SRC_GPT120T4

GPT120 Timer 4 Service Request (002EC_H) Application Reset Value: 0000 0000_H

SRC_GPT120T5

GPT120 Timer 5 Service Request (002F0_H) Application Reset Value: 0000 0000_H

SRC_GPT120T6

GPT120 Timer 6 Service Request (002F4_H) Application Reset Value: 0000 0000_H

SRC_STMxSRy (x=0-1;y=0-1)

System Timer x Service Request y (00300_H+x*8+y*4) Application Reset Value: 0000 0000_H

SRC_FCE0

FCE0 Error Service Request (00330_H) Application Reset Value: 0000 0000_H

SRC_DMAERRY (y=0-3)

DMA Error Service Request y (00340_H+y*4) Application Reset Value: 0000 0000_H

SRC_DMACHy (y=0-63)

DMA Channel y Service Request (00370_H+y*4) Application Reset Value: 0000 0000_H

SRC_SDMMCERR

SDMMC Error Service Request (00570_H) Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	SWSC LR	SWS	IOVCL R	IOV	SETR	CLRR	SRR	0	0	0	0	0	0	0	0
r	w	rh	w	rh	w	w	rh	r	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	TOS	0	0	0	0	0	0	0	0	0	0	0	0
r	0	0	rw	0	0	0	0	0	0	0	0	0	0	0	0

Interrupt Router (IR)

Field	Bits	Type	Description
SRPN	7:0	rw	Service Request Priority Number The SRPN bit field defines the priority of a service request with respect to service requests with to the same service provider (same SRC.TOS configuration): 00 _H -> Service request is on lowest priority ... FF _H -> Service request is on highest priority Notes <ol style="list-style-type: none"> For a CPU 01_H is the lowest priority as 00_H is never serviced. For a DMA 00_H triggers channel 0. For DMA, SRPN must not be greater than the highest implemented DMA channel number.
SRE	10	rw	Service Request Enable 0 _B Service request is disabled 1 _B Service request is enabled
TOS	13:11	rw	Type of Service Control The TOS bit field configuration maps a Service Request to an Interrupt Service Provider: 000 _B CPU0 service is initiated 001 _B DMA service is initiated 010 _B CPU1 service is initiated Others , Reserved (no action)
ECC	20:16	rwh	Error Correction Code The ECC bit field will be updated by the SRN under the following conditions: <ul style="list-style-type: none"> Write or Read-Modify-Write to SRC[31:0] Write to SRC[15:0] (16-bit write) Write to SRC[15:8] or write to SRC[7:0] (byte write)
SRR	24	rh	Service Request Flag The SRR bit shows the status of the Service Request. 0 _B No service request is pending 1 _B A service request is pending
CLRR	25	w	Request Clear Bit The CLRR bit is required to reset SRR . 0 _B No action 1 _B Clear SRR; bit value is not stored; read always returns 0; no action if SETR is set in parallel.
SETR	26	w	Request Set Bit The SETR bit is required to set SRR . 0 _B No action 1 _B Set SRR and SWS; SRR bit value is not stored; read always returns 0; no action if CLRR is set in parallel.

Interrupt Router (IR)

Field	Bits	Type	Description
IOV	27	rh	Interrupt Trigger Overflow Bit The IOV bit is set by HW if a new service request was triggered via interrupt trigger or SETR bit while the SRN has still an pending service request. 0 _B No Interrupt Trigger Overflow detected 1 _B Interrupt Overflow Detected.
IOVCLR	28	w	Interrupt Trigger Overflow Clear Bit IOVCLR is required to reset IOV . 0 _B No action 1 _B Clear IOV; bit value is not stored; read always returns 0.
SWS	29	rh	SW Sticky Bit The Software Sticky Bit is set when the SRR bit has been set via the SETR bit. This bit can be cleared by writing with 1 to SWSCLR . Writing to SWS has no effect. 0 _B No interrupt was initiated via SETR 1 _B Interrupt was initiated via SETR
SWSCLR	30	w	SW Sticky Clear Bit SWSCLR is required to reset SWS . 0 _B No action 1 _B Clear SWS; bit value is not stored; read always returns 0.
0	9:8, 15:14, 23:21, 31	r	Reserved Read as 0; should be written with 0.

SDMMC DMA Ready Service Request	(00574 _H)	Application Reset Value: 0000 0000 _H
SRC_GETHy (y=0-9)		
GETH Service Request y	(00580 _H +y*4)	Application Reset Value: 0000 0000 _H
SRC_CAN0INTy (y=0-15)		
CAN0 Service Request y	(005B0 _H +y*4)	Application Reset Value: 0000 0000 _H
SRC_VADCGxSRy (x=0-5;y=0-3)		
EVADC Group x Service Request y	(00670 _H +x*10 _H +y*4)	Application Reset Value: 0000 0000 _H
SRC_VADCCGxSRy (x=0-1;y=0-3)		
EVADC Common Group x Service Request y(00750 _H +x*10 _H +y*4)		Application Reset Value: 0000 0000 _H
SRC_DMUHOST		
DMU Host Service Request	(00860 _H)	Application Reset Value: 0000 0000 _H
SRC_DMUFSI		
DMU FSI Service Request	(00864 _H)	Application Reset Value: 0000 0000 _H
SRC_HSMMy (y=0-1)		
HSM Service Request y	(00870 _H +y*4)	Application Reset Value: 0000 0000 _H
SRC_SCUERUx (x=0-3)		
SCU ERU Service Request x	(00880 _H +x*4)	Application Reset Value: 0000 0000 _H
SRC_PMSDTS		
PMS DTS Service Request	(008AC _H)	Application Reset Value: 0000 0000 _H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
0	SWSC LR	SWS	IOVCL R	IOV	SETR	CLRR	SRR	0			ECC					
r	w	rh	w	rh	w	w	rh	r			rwh					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0		TOS			SRE	0		SRPN								
r		rw			rw		r		rw							

Field	Bits	Type	Description
SRPN	7:0	rw	<p>Service Request Priority Number</p> <p>The SRPN bit field defines the priority of a service request with respect to service requests with to the same service provider (same SRC.TOS configuration):</p> <p>00_H -> Service request is on lowest priority</p> <p>...</p> <p>FF_H -> Service request is on highest priority</p> <p>Notes</p> <ol style="list-style-type: none"> For a CPU 01_H is the lowest priority as 00_H is never serviced. For a DMA 00_H triggers channel 0. For DMA, SRPN must not be greater than the highest implemented DMA channel number.
SRE	10	rw	<p>Service Request Enable</p> <p>0_B Service request is disabled</p> <p>1_B Service request is enabled</p>

Interrupt Router (IR)

Field	Bits	Type	Description
TOS	13:11	rw	Type of Service Control The TOS bit field configuration maps a Service Request to an Interrupt Service Provider: 000 _B CPU0 service is initiated 001 _B DMA service is initiated 010 _B CPU1 service is initiated Others , Reserved (no action)
ECC	20:16	rwh	Error Correction Code The ECC bit field will be updated by the SRN under the following conditions: <ul style="list-style-type: none"> • Write or Read-Modify-Write to SRC[31:0] • Write to SRC[15:0] (16-bit write) • Write to SRC[15:8] or write to SRC[7:0] (byte write)
SRR	24	rh	Service Request Flag The SRR bit shows the status of the Service Request. 0 _B No service request is pending 1 _B A service request is pending
CLRR	25	w	Request Clear Bit The CLRR bit is required to reset SRR . 0 _B No action 1 _B Clear SRR; bit value is not stored; read always returns 0; no action if SETR is set in parallel.
SETR	26	w	Request Set Bit The SETR bit is required to set SRR . 0 _B No action 1 _B Set SRR and SWS; SRR bit value is not stored; read always returns 0; no action if CLRR is set in parallel.
IOV	27	rh	Interrupt Trigger Overflow Bit The IOV bit is set by HW if a new service request was triggered via interrupt trigger or SETR bit while the SRN has still an pending service request. 0 _B No Interrupt Trigger Overflow detected 1 _B Interrupt Overflow Detected.
IOVCLR	28	w	Interrupt Trigger Overflow Clear Bit IOVCLR is required to reset IOV . 0 _B No action 1 _B Clear IOV; bit value is not stored; read always returns 0.
SWS	29	rh	SW Sticky Bit The Software Sticky Bit is set when the SRR bit has been set via the SETR bit. This bit can be cleared by writing with 1 to SWSCLR . Writing to SWS has no effect. 0 _B No interrupt was initiated via SETR 1 _B Interrupt was initiated via SETR

Interrupt Router (IR)

Field	Bits	Type	Description
SWSCLR	30	w	SW Sticky Clear Bit SWSCLR is required to reset SWS . 0 _B No action 1 _B Clear SWS; bit value is not stored; read always returns 0.
0	9:8, 15:14, 23:21, 31	r	Reserved Read as 0; should be written with 0.

SRC_PMSx (x=0-3)

Power Management System Service Request x(008B0_H+x*4)Application Reset Value: 0000 0000_H

SRC_SCR

Stand By Controller Service Request (008C0_H)Application Reset Value: 0000 0000_H

SRC_SMUy (y=0-2)

SMU Service Request y (008D0_H+y*4)Application Reset Value: 0000 0000_H

SRC_HSPDM0BFR

HSPDM0 Buffer Service Request (00900_H)Application Reset Value: 0000 0000_H

SRC_HSPDM0RAMP

HSPDM0 RAMP Events Service Request (00904_H)Application Reset Value: 0000 0000_H

SRC_HSPDM0ERR

HSPDM0 Error / RAM Overflow Service Request (00908_H)Application Reset Value: 0000 0000_H

SRC_RIF0ERR

Radar Interface 0 Error Service Request (00970_H)Application Reset Value: 0000 0000_H

SRC_RIF0INT

Radar Interface 0 Service Request (00974_H)Application Reset Value: 0000 0000_H

SRC_SPU0INT

SPU 0 Service Request (00980_H)Application Reset Value: 0000 0000_H

SRC_SPU0ERR

SPU 0 Error Service Request (00984_H)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	SWSC LR	SWS	IOVCL R	IOV	SETR	CLRR	SRR	0	0	0	0	0	0	0	0
r	w	rh	w	rh	w	w	rh		r				rwh		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	TOS	0	0	SRE	0	0	0	0	0	0	0	0	0
r			rw			rw	r						rw		

Interrupt Router (IR)

Field	Bits	Type	Description
SRPN	7:0	rw	Service Request Priority Number The SRPN bit field defines the priority of a service request with respect to service requests with to the same service provider (same SRC.TOS configuration): 00 _H -> Service request is on lowest priority ... FF _H -> Service request is on highest priority Notes <ol style="list-style-type: none"> For a CPU 01_H is the lowest priority as 00_H is never serviced. For a DMA 00_H triggers channel 0. For DMA, SRPN must not be greater than the highest implemented DMA channel number.
SRE	10	rw	Service Request Enable 0 _B Service request is disabled 1 _B Service request is enabled
TOS	13:11	rw	Type of Service Control The TOS bit field configuration maps a Service Request to an Interrupt Service Provider: 000 _B CPU0 service is initiated 001 _B DMA service is initiated 010 _B CPU1 service is initiated Others , Reserved (no action)
ECC	20:16	rwh	Error Correction Code The ECC bit field will be updated by the SRN under the following conditions: <ul style="list-style-type: none"> Write or Read-Modify-Write to SRC[31:0] Write to SRC[15:0] (16-bit write) Write to SRC[15:8] or write to SRC[7:0] (byte write)
SRR	24	rh	Service Request Flag The SRR bit shows the status of the Service Request. 0 _B No service request is pending 1 _B A service request is pending
CLRR	25	w	Request Clear Bit The CLRR bit is required to reset SRR . 0 _B No action 1 _B Clear SRR; bit value is not stored; read always returns 0; no action if SETR is set in parallel.
SETR	26	w	Request Set Bit The SETR bit is required to set SRR . 0 _B No action 1 _B Set SRR and SWS; SRR bit value is not stored; read always returns 0; no action if CLRR is set in parallel.

Interrupt Router (IR)

Field	Bits	Type	Description
IOV	27	rh	Interrupt Trigger Overflow Bit The IOV bit is set by HW if a new service request was triggered via interrupt trigger or SETR bit while the SRN has still an pending service request. 0 _B No Interrupt Trigger Overflow detected 1 _B Interrupt Overflow Detected.
IOVCLR	28	w	Interrupt Trigger Overflow Clear Bit IOVCLR is required to reset IOV . 0 _B No action 1 _B Clear IOV; bit value is not stored; read always returns 0.
SWS	29	rh	SW Sticky Bit The Software Sticky Bit is set when the SRR bit has been set via the SETR bit. This bit can be cleared by writing with 1 to SWSCLR . Writing to SWS has no effect. 0 _B No interrupt was initiated via SETR 1 _B Interrupt was initiated via SETR
SWSCLR	30	w	SW Sticky Clear Bit SWSCLR is required to reset SWS . 0 _B No action 1 _B Clear SWS; bit value is not stored; read always returns 0.
0	9:8, 15:14, 23:21, 31	r	Reserved Read as 0; should be written with 0.

SRC_GPSRxy (x=0-1;y=0-7)

General Purpose Group x Service Request y(00990_H+x*20_H+y*4)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	SWSCLR	SWS	IOVCLR	IOV	SETR	CLRR	SRR	0	0	0	0	0	0	0	0
r	w	rh	w	rh	w	w	rh	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Interrupt Router (IR)

Field	Bits	Type	Description
SRPN	7:0	rw	Service Request Priority Number The SRPN bit field defines the priority of a service request with respect to service requests with to the same service provider (same SRC.TOS configuration): 00 _H -> Service request is on lowest priority ... FF _H -> Service request is on highest priority Notes <ol style="list-style-type: none"> For a CPU 01_H is the lowest priority as 00_H is never serviced. For a DMA 00_H triggers channel 0. For DMA, SRPN must not be greater than the highest implemented DMA channel number.
SRE	10	rw	Service Request Enable 0 _B Service request is disabled 1 _B Service request is enabled
TOS	13:11	rw	Type of Service Control The TOS bit field configuration maps a Service Request to an Interrupt Service Provider: 000 _B CPU0 service is initiated 001 _B DMA service is initiated 010 _B CPU1 service is initiated Others , Reserved (no action)
ECC	20:16	rwh	Error Correction Code The ECC bit field will be updated by the SRN under the following conditions: <ul style="list-style-type: none"> Write or Read-Modify-Write to SRC[31:0] Write to SRC[15:0] (16-bit write) Write to SRC[15:8] or write to SRC[7:0] (byte write)
SRR	24	rh	Service Request Flag The SRR bit shows the status of the Service Request. 0 _B No service request is pending 1 _B A service request is pending
CLRR	25	w	Request Clear Bit The CLRR bit is required to reset SRR . 0 _B No action 1 _B Clear SRR; bit value is not stored; read always returns 0; no action if SETR is set in parallel.
SETR	26	w	Request Set Bit The SETR bit is required to set SRR . 0 _B No action 1 _B Set SRR and SWS; SRR bit value is not stored; read always returns 0; no action if CLRR is set in parallel.

Interrupt Router (IR)

Field	Bits	Type	Description
IOV	27	rh	Interrupt Trigger Overflow Bit The IOV bit is set by HW if a new service request was triggered via interrupt trigger or SETR bit while the SRN has still an pending service request. 0 _B No Interrupt Trigger Overflow detected 1 _B Interrupt Overflow Detected.
IOVCLR	28	w	Interrupt Trigger Overflow Clear Bit IOVCLR is required to reset IOV . 0 _B No action 1 _B Clear IOV; bit value is not stored; read always returns 0.
SWS	29	rh	SW Sticky Bit The Software Sticky Bit is set when the SRR bit has been set via the SETR bit. This bit can be cleared by writing with 1 to SWSCLR . Writing to SWS has no effect. 0 _B No interrupt was initiated via SETR 1 _B Interrupt was initiated via SETR
SWSCLR	30	w	SW Sticky Clear Bit SWSCLR is required to reset SWS . 0 _B No action 1 _B Clear SWS; bit value is not stored; read always returns 0.
0	9:8, 15:14, 23:21, 31	r	Reserved Read as 0; should be written with 0.

16.6 Revision History

Table 189 Revision History

Reference	Change to Previous Version	Comment
V1.2.6		
Page 9	Removed GTM related SRC registers	
Page 9	Increased DMA channel SRC registers from 16 to 64	
Page 9	Removed ERAY related SRC registers	
Page 9	Removed CAN1 related SRC registers	
Page 9	Removed all ASCLINx related SRC registers for x>5	
V1.2.7		
Page 9	Changed SRC_VADCGxSR configuration to (x=0-5)	
Page 9	Removed SRC_VADCG8SR and SRC_VADCG9SR	
V1.2.8		
	Removed connection table.	
V1.2.9		

Interrupt Router (IR)**Table 189 Revision History** (cont'd)

Reference	Change to Previous Version	Comment
	No changes.	
V1.2.10		
–	No functional changes.	
V1.2.11		
Page 5	Updated bullet list item.	

17 Flexible CRC Engine (FCE)

For the general description of the module and the registers, please refer to the family spec.

17.1 TC33xEXT Specific IP Configuration

There are no device specific IP configurations.

Flexible CRC Engine (FCE)

17.2 TC33xEXT Specific Register Set

Table 190 Register Address Space - FCE

Module	Base Address	End Address	Note
FCE	F0000000 _H	F00001FF _H	FPI slave interface

Table 191 Register Overview - FCE (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
FCE_CLC	Clock Control Register	000 _H	U,SV	E,SV,P	Application Reset	See Family Spec
FCE_ID	Module Identification Register	008 _H	U,SV	BE	Application Reset	See Family Spec
FCE_CHSTS	Channels Status Register	020 _H	U,SV	BE	Application Reset	See Family Spec
FCE_KRSTCLR	Kernel Reset Status Clear Register	0EC _H	U,SV	SV,E,P	Application Reset	See Family Spec
FCE_KRST1	Kernel Reset Register 1	0F0 _H	U,SV	SV,E,P	Application Reset	See Family Spec
FCE_KRST0	Kernel Reset Register 0	0F4 _H	U,SV	SV,E,P	Application Reset	See Family Spec
FCE_ACCEN1	Access Enable Register 1	0F8 _H	U,SV	SV,SE	Application Reset	See Family Spec
FCE_ACCEN0	Access Enable Register 0	0FC _H	U,SV	SV,SE	Application Reset	See Family Spec
FCE_IRi (i=0-7)	Input Register i	100 _H +i*2 0 _H	U,SV	P,U,SV	Application Reset	See Family Spec
FCE_RESi (i=0-7)	CRC Result Register i	104 _H +i*2 0 _H	U,SV	BE	Application Reset	See Family Spec
FCE_CFGi (i=0-7)	CRC Configuration Register i	108 _H +i*2 0 _H	U,SV	P,E,SV	Application Reset	See Family Spec
FCE_STSi (i=0-7)	CRC Status Register i	10C _H +i*2 0 _H	U,SV	P,U,SV	Application Reset	See Family Spec

Flexible CRC Engine (FCE)

Table 191 Register Overview - FCE (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
FCE_LENGTHi (i=0-7)	CRC Length Register i	$110_H + i * 2$ 0_H	U,SV	P,U,SV	Application Reset	See Family Spec
FCE_CHECKi (i=0-7)	CRC Check Register i	$114_H + i * 2$ 0_H	U,SV	P,U,SV	Application Reset	See Family Spec
FCE_CRCi (i=0-7)	CRC Register i	$118_H + i * 2$ 0_H	U,SV	P,U,SV	Application Reset	See Family Spec
FCE_CTRLi (i=0-7)	CRC Test Register i	$11C_H + i * 2$ 0_H	U,SV	P,U,SV	Application Reset	See Family Spec

17.3 TC33xEXT Specific Registers

No deviations from the Family Spec

17.4 Connectivity**Table 192 Connections of FCE**

Interface Signals	connects		Description
FCE:SRC_FCE	to	INT:fce0.SRC_FCE	FCE Service Request

17.5 Revision History**Table 193 Revision History**

Reference	Change to Previous Version	Comment
V4.2.9	Initial version of TC33X.	

Direct Memory Access (DMA)

18 Direct Memory Access (DMA)

This is the TC33xEXT specific information related to the DMA module of the AURIXTC3XX product family.

18.1 TC33xEXT Specific IP Configuration

The TC33xEXT DMA contains 64 DMA channels.

18.2 TC33xEXT Specific Register Set

Table 194 Register Address Space - DMA

Module	Base Address	End Address	Note
DMA	F0010000 _H	F0013FFF _H	FPI slave interface

Table 195 Register Overview - DMA (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
DMA_CLC	DMA Clock Control Register	0000 _H	U,SV	SV,E,P00,P01	Application Reset	See Family Spec
DMA_ID	DMA Identification Register	0008 _H	U,SV	BE	Application Reset	See Family Spec
DMA_ACCENr0 (r=0-3)	RP r Access Enable Register 0	0040 _H +r*8	U,SV	SV,SE	Application Reset	See Family Spec
DMA_ACCENr1 (r=0-3)	RP r Access Enable Register 1	0044 _H +r*8	U,SV	nBE	Application Reset	See Family Spec
DMA_EERm (m=0-1)	ME m Enable Error Register	0120 _H +m*1000 _H	U,SV	SV	Application Reset	See Family Spec
DMA_ERRSRm (m=0-1)	ME m Error Status Register	0124 _H +m*1000 _H	U,SV	BE	Application Reset	See Family Spec
DMA_CLREm (m=0-1)	ME m Clear Error Register	0128 _H +m*1000 _H	U,SV	SV	Application Reset	See Family Spec
DMA_MEmSR (m=0-1)	ME m Status Register	0130 _H +m*1000 _H	U,SV	BE	Application Reset	See Family Spec
DMA_MEm0R (m=0-1)	ME m Read Register 0	0140 _H +m*1000 _H	U,SV	BE	Application Reset	See Family Spec

Direct Memory Access (DMA)

Table 195 Register Overview - DMA (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
DMA_MEm1R (m=0-1)	ME m Read Register 1	0144 _H +m *1000 _H	U,SV	BE	Application Reset	See Family Spec
DMA_MEm2R (m=0-1)	ME m Read Register 2	0148 _H +m *1000 _H	U,SV	BE	Application Reset	See Family Spec
DMA_MEm3R (m=0-1)	ME m Read Register 3	014C _H + m*1000 _H	U,SV	BE	Application Reset	See Family Spec
DMA_MEm4R (m=0-1)	ME m Read Register 4	0150 _H +m *1000 _H	U,SV	BE	Application Reset	See Family Spec
DMA_MEm5R (m=0-1)	ME m Read Register 5	0154 _H +m *1000 _H	U,SV	BE	Application Reset	See Family Spec
DMA_MEm6R (m=0-1)	ME m Read Register 6	0158 _H +m *1000 _H	U,SV	BE	Application Reset	See Family Spec
DMA_MEm7R (m=0-1)	ME m Read Register 7	015C _H + m*1000 _H	U,SV	BE	Application Reset	See Family Spec
DMA_MEmRDCR C (m=0-1)	ME m Channel Read Data CRC Register	0180 _H +m *1000 _H	U,SV	BE	Application Reset	See Family Spec
DMA_MEmSDCR C (m=0-1)	ME m Channel Source and Destination Address CRC Register	0184 _H +m *1000 _H	U,SV	BE	Application Reset	See Family Spec
DMA_MEmSADR (m=0-1)	ME m Channel Source Address Register	0188 _H +m *1000 _H	U,SV	BE	Application Reset	See Family Spec
DMA_MEmDADR (m=0-1)	ME m Channel Destination Address Register	018C _H + m*1000 _H	U,SV	BE	Application Reset	See Family Spec
DMA_MEmADICR (m=0-1)	ME m Channel Address and Interrupt Control Register	0190 _H +m *1000 _H	U,SV	BE	Application Reset	See Family Spec
DMA_MEmCHCR (m=0-1)	ME m Channel Control Register	0194 _H +m *1000 _H	U,SV	BE	Application Reset	See Family Spec
DMA_MEmSHADR (m=0-1)	ME m Channel Shadow Address Register	0198 _H +m *1000 _H	U,SV	BE	Application Reset	See Family Spec

Direct Memory Access (DMA)

Table 195 Register Overview - DMA (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
DMA_MEmCHSR (m=0-1)	ME m Channel Status Register	019C _H + m*1000 _H	U,SV	BE	Application Reset	See Family Spec
DMA_OTSS	DMA OCDS Trigger Set Select	1200 _H	U,SV	SV	See Family Spec	See Family Spec
DMA_PRR0	DMA Pattern Read Register 0	1208 _H	U,SV	SV	Application Reset	See Family Spec
DMA_PRR1	DMA Pattern Read Register 1	120C _H	U,SV	SV	Application Reset	See Family Spec
DMA_TIME	DMA Time Register	1210 _H	U,SV	BE	Application Reset	See Family Spec
DMA_MODER (r=0-3)	RP r Mode Register	1300 _H +r* 4	U,SV	SV,SE,P00, P01	Application Reset	See Family Spec
DMA_ERRINTRr (r=0-3)	RP r Error Interrupt Set Register	1320 _H +r* 4	U,SV	SV,Pr	Application Reset	See Family Spec
DMA_HRRc (c=000-63)	DMA Channel c Resource Partition Register	1800 _H +c *4	U,SV	SV,SE,P00, P01	Application Reset	See Family Spec
DMA_SUSENRc (c=000-63)	DMA Channel c Suspend Enable Register	1A00 _H +c *4	U,SV	SV,E,Pr	See Family Spec	See Family Spec
DMA_SUSACRc (c=000-63)	DMA Channel c Suspend Acknowledge Register	1C00 _H +c *4	U,SV	BE	See Family Spec	See Family Spec
DMA_TSRc (c=000-63)	DMA Channel c Transaction State Register	1E00 _H +c *4	U,SV	SV,Pr	Application Reset	See Family Spec
DMA_RDCRCRc (c=000-63)	DMARAM Channel c Read Data CRC Register	2000 _H +c *20 _H	U,SV	SV,Pr	Application Reset	See Family Spec
DMA_SDCRCRc (c=000-63)	DMARAM Channel c Source and Destination Address CRC Register	2004 _H +c *20 _H	U,SV	SV,Pr	Application Reset	See Family Spec
DMA_SADRC (c=000-63)	DMARAM Channel c Source Address Register	2008 _H +c *20 _H	U,SV	SV,Pr	Application Reset	See Family Spec

Direct Memory Access (DMA)

Table 195 Register Overview - DMA (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
DMA_DADRC (c=000-63)	DMARAM Channel c Destination Address Register	$200C_H + c * 20_H$	U,SV	SV,Pr	Application Reset	See Family Spec
DMA_ADICRC (c=000-63)	DMARAM Channel c Address and Interrupt Control Register	$2010_H + c * 20_H$	U,SV	SV,Pr	Application Reset	See Family Spec
DMA_CHCFGRC (c=000-63)	DMARAM Channel c Configuration Register	$2014_H + c * 20_H$	U,SV	SV,Pr	Application Reset	See Family Spec
DMA_SHADRC (c=000-63)	DMARAM Channel c Shadow Address Register	$2018_H + c * 20_H$	U,SV	SV,Pr	Application Reset	See Family Spec
DMA_CHCSRc (c=000-63)	DMARAM Channel c Control and Status Register	$201C_H + c * 20_H$	U,SV	SV,Pr	Application Reset	See Family Spec

18.3 TC33xEXT Specific Registers

No deviations from the Family Spec

18.4 Connectivity

Table 196 Connections of DMA

Interface Signals	connects		Description
DMA:fpi0_sleep_n	from	SCU:scu_syst_sleep_n	Sleep Control
DMA:ERR_INT(3:0)	to	INT:dma.ERR_INT(3:0)	DMA Error Service Request
DMA:CH_INT(127:0)	to	INT:dma.CH_INT(127:0)	DMA Channel Service Request

18.5 Revision History

Table 197 Revision History

Reference	Change to Previous Version	Comment
V0.1.15		
–	Initial version for TC33x.	
V0.1.16		
Page 1	Updated number of DMA channels.	
V0.1.17		
–	No functional changes.	
V0.1.18		
–	No functional changes.	

Signal Processing Unit (SPU)

19 Signal Processing Unit (SPU)

This is the device specific information related to the AURIX™ TC33xEXT version of the SPU.

19.1 TC33xEXT Specific IP Configuration

There is no specific configuration of the SPU for this device

19.2 TC33xEXT Specific Register Set

Table 198 Register Address Space - SPU

Module	Base Address	End Address	Note
SPU0	FA800000 _H	FA8007FF _H	BBB Slave Interface to the SPU Special Function Registers
(SPU0)	FAA00000 _H	FAA0FFFF _H	BBB Slave Interface for Accessing the SPU Config RAM

Table 199 Register Overview - SPU0 (ascending Offset Address)

Short Name	Long Name	Offset Address	Page Number
SPU0_CLC	Clock Control	00000 _H	See Family Spec
SPU0_MODID	Module Identification Register	00004 _H	See Family Spec
SPU0_STAT	Status and Reporting	00008 _H	See Family Spec
SPU0_ID_CONF	Input DMA Configuration	00030 _H	See Family Spec
SPU0_ID_CONF2	Input DMA Configuration 2	00034 _H	See Family Spec
SPU0_ID_RM_CONF	Input DMA Configuration: Radar Memory	00038 _H	See Family Spec
SPU0_ID_RM_ILO	Inner Loop Address Offset	0003C _H	See Family Spec
SPU0_ID_RM_OLO	Outer Loop Address Offset	00040 _H	See Family Spec
SPU0_ID_RM_BLO	Bin Offset Address Configuration	00044 _H	See Family Spec

Signal Processing Unit (SPU)

Table 199 Register Overview - SPU0 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
SPU0_ID_RM_IOLR	Inner and Outer Loop Repeat	00048 _H	See Family Spec
SPU0_ID_RM_BLR	Bin Loop Repeat	0004C _H	See Family Spec
SPU0_ID_RM_ACFG0	Spare Configuration Register	00050 _H	See Family Spec
SPU0_ID_RM_ACFG1	Spare Configuration Register	00054 _H	See Family Spec
SPU0_PACTR	Partial-Acquisition Counter	00058 _H	See Family Spec
SPU0_DPASS_CONF	Double Pass Configuration	0005C _H	See Family Spec
SPU0_BEx_LDR_CONF (x=0-1)	Loader Configuration	00060 _H +x*40 _H	See Family Spec
SPU0_BEx_LDR_CONF2 (x=0-1)	Loader Configuration Extended	00064 _H +x*40 _H	See Family Spec
SPU0_BEx_Aj_ANTOFST (j=0-3;x=0-1)	Antenna Offset	00068 _H +x*40 _H +j*4	See Family Spec
SPU0_BEx_UNLDR_CONF (x=0-1)	Unloader Configuration	00078 _H +x*40 _H	See Family Spec
SPU0_BEx_UNLDR_CONF2 (x=0-1)	Unloader Configuration 2	0007C _H +x*40 _H	See Family Spec
SPU0_BEx_UNLDR_ACFG (x=0-1)	Spare Configuration Register	00080 _H +x*40 _H	See Family Spec
SPU0_BEx_ODP_CONF (x=0-1)	Output Data Processor Configuration	00084 _H +x*40 _H	See Family Spec
SPU0_BEx_NCICTRL (x=0-1)	NCI Control	00088 _H +x*40 _H	See Family Spec

Signal Processing Unit (SPU)

Table 199 Register Overview - SPU0 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
SPU0_BE _x _SUMCTRL (x=0-1)	Summation Unit Control	0008C _H +x*40 _H	See Family Spec
SPU0_BE _x _PWRSUM (x=0-1)	Power Summation	00090 _H +x*40 _H	See Family Spec
SPU0_BE _x _PWRCTRL (x=0-1)	Power Information Channel Control	00094 _H +x*40 _H	See Family Spec
SPU0_BE _x _CFARCTRL (x=0-1)	CFAR Module Control	00098 _H +x*40 _H	See Family Spec
SPU0_BE _x _SBCTRL (x=0-1)	Sideband Control	0009C _H +x*40 _H	See Family Spec
SPU0_BIN _m _REJ (m=0-63)	Bin Rejection Mask	000E0 _H +m*4	See Family Spec
SPU0_MAGAPPROX	Magnitude Approximation Constants	001E0 _H	See Family Spec
SPU0_NCISCALAR0	NCI Antennae Scaling Factor	001E4 _H	See Family Spec
SPU0_NCISCALAR1	NCI Antennae Scaling Factor	001E8 _H	See Family Spec
SPU0_NCISCALAR2	NCI Antennae Scaling Factor	001EC _H	See Family Spec
SPU0_NCISCALAR3	NCI Antennae Scaling Factor	001F0 _H	See Family Spec
SPU0_CFARCFG	CFAR Configuration	001F4 _H	See Family Spec
SPU0_CFARCFG2	CFAR Configuration 2	001F8 _H	See Family Spec
SPU0_CFARCFG3	CFAR Configuration 3	001FC _H	See Family Spec

Signal Processing Unit (SPU)

Table 199 Register Overview - SPU0 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
SPU0_SCALARADD	Scalar Addition Operand	00200 _H	See Family Spec
SPU0_SCALARMULT	Scalar Multiplication Operand	00204 _H	See Family Spec
SPU0_BINREJCTRL	Bin Rejection Unit Control	00208 _H	See Family Spec
SPU0_LCLMAX	Local Maximum Control	0020C _H	See Family Spec
SPU0_ACFG2	Spare Configuration Register	00210 _H	See Family Spec
SPU0_REGCRC	Register CRC	00218 _H	See Family Spec
SPU0_CTRL	SPU Control	0021C _H	See Family Spec
SPU0_MDq_METADATA (q=0-1)	Dataset Metadata	00220 _H +q*88 _H	See Family Spec
SPU0_MDq_BINCOUNT (q=0-1)	Bin Rejection Unit Tracking	00224 _H +q*88 _H	See Family Spec
SPU0_MDq_MASKm_ACCEPT (m=0-31;q=0-1)	Bin Acceptance Mask	00228 _H +q*88 _H +m*4	See Family Spec
SPU0_IDMCNT	Input DMA Count	00330 _H	See Family Spec
SPU0_IBMCNT	Input Buffer Memory Count	00334 _H	See Family Spec
SPU0_LDRCNT	Input Buffer Memory Read Count	00338 _H	See Family Spec
SPU0_FFTWCNT	FFT Load Count	0033C _H	See Family Spec

Signal Processing Unit (SPU)

Table 199 Register Overview - SPU0 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
SPU0_FFTRCNT	FFT Unload Count	00340 _H	See Family Spec
SPU0_ULDRCNT	Output Buffer Memory Write Count	00344 _H	See Family Spec
SPU0_ODMCNT	Output Buffer Memory Read Count	00348 _H	See Family Spec
SPU0_BRCNT	Bin Rejection Unit Load Count	0034C _H	See Family Spec
SPU0_CFARCNT	CFAR Unit Load Count	00350 _H	See Family Spec
SPU0_ODMACNTp (p=0-7)	Output DMA Port Write Count	00354 _H +p*4	See Family Spec
SPU0_CNTCLR	Safety Counter Clear	00374 _H	See Family Spec
SPU0_MONITOR	SPU Monitor	00378 _H	See Family Spec
SPU0_SMCTRL	Safety Mechanism Control Functions	0037C _H	See Family Spec
SPU0_SMSTAT	Safety Mechanism Status	00380 _H	See Family Spec
SPU0_SMUSER	Safety Mechanism Control Functions (User)	00384 _H	See Family Spec
SPU0_DATAAd_CRC (d=0-85)	Monitor CRC Register	00388 _H +d*4	See Family Spec
SPU0_CTRLLe_CRC (e=0-24)	Monitor CRC Register	00500 _H +e*4	See Family Spec
SPU0_USROTC	User OCDS Trace Control	007E0 _H	See Family Spec

Signal Processing Unit (SPU)

Table 199 Register Overview - SPU0 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
SPU0_ACCEN0	Access Enable Register 0	007E4 _H	See Family Spec
SPU0_ACCEN1	Access Enable Register 1	007E8 _H	See Family Spec
SPU0_OCS	OCDS Control and Status	007EC _H	See Family Spec
SPU0_ODA	OCDS Debug Access Register	007F0 _H	See Family Spec
SPU0_KRST0	Kernel Reset Register 0	007F4 _H	See Family Spec
SPU0_KRST1	Kernel Reset Register 1	007F8 _H	See Family Spec
SPU0_KRSTCLR	Kernel Reset Clear	007FC _H	See Family Spec

19.3 TC33xEXT Specific Registers

No deviations from the Family Spec

19.4 Connectivity

Connectivity of the SPUs in the AURIX™ TC33xEXT is as follows

Table 200 Connections of SPU0

Interface Signals	connects		Description
SPU0:RIFDV0	from	RIF0:spu_data_valid	Radar Data Valid from RIF0
SPU0:SD	to	SPU0:SDI0	SPU Done Output
SPU0:SDI0	from	SPU0:SD	Done indication from SPU0
SPU0:safety_alarm	to	SMU:safety_alarm=spu.spu0_safety_alarm.safety_alarm	SPU Alarm
SPU0:INT	to	INT:spu0.INT	SPU Service Request
SPU0:ERR		INT:spu0.ERR	

Signal Processing Unit (SPU)

19.5 Revision History

Table 201 Revision History

Reference	Change to Previous Version	Comment
V1.1.20		
Page 7	Previous versions removed from revision history.	
V1.1.21		
All	Text Insets updated for new tools and source versions. All tables updated.	
V1.1.22		
All	Text Insets updated as part of document generation flow. All tables updated. No functional changes.	
V1.1.23		
Page 6	Section 19.4 Tables updated to fix formatting error in interrupt connections	
V1.1.24		
All	Text Insets updated as part of document generation flow. All tables updated. No functional changes.	
V1.1.25		
All	Text Insets updated as part of document generation flow. All tables updated. No functional changes.	

20 SPU Lockstep Comparator (SPULCKSTP)

This device doesn't contain a SPULCKSTP module.

Extended Memory (EMEM)

21 Extended Memory (EMEM)

This is the TC33xEXT specific information related to the EMEM module of the AURIXTC3XX product family.

21.1 TC33xEXT Specific IP Configuration

The TC33xEXT EMEM contains 1 Mbyte of extension memory in one instance of the EMEM module.

21.2 TC33xEXT Specific Register Set

Table 202 Register Address Space - EMEM

Module	Base Address	End Address	Note
EMEM	FA006000 _H	FA0060FF _H	BPI SFF (access to EMEM core registers)

Table 203 Register Address Space - EMEM_MPU

Module	Base Address	End Address	Note
EMEMMPU0	FB000000 _H	FB00FFFF _H	SRI slave interface 0 (access to EMEM module registers)

Table 204 Register Address Space - EMEM_RAM

Module	Base Address	End Address	Note
(EMEMRAM0)	99000000 _H	990FFFFF _H	BBB slave interface 0 (access to EMEM module RAM, cached segment)
	99000000 _H	990FFFFF _H	SRI slave interface 0 (access to EMEM module RAM, cached segment)
	B9000000 _H	B90FFFFF _H	BBB slave interface 0 (access to EMEM module RAM, non-cached segment)
	B9000000 _H	B90FFFFF _H	SRI slave interface 0 (access to EMEM module RAM, non-cached segment)

Table 205 Register Address Space - XTM

Module	Base Address	End Address	Note
(XTM)	B9400000 _H	B947FFFF _H	XTM FPI slave interface

Extended Memory (EMEM)

Table 206 Register Overview - EMEM (ascending Offset Address)

Short Name	Description	Offset Address	Access Mode		Page Number
			Read	Write	
EMEM_CLC	EMEM Core Clock Control Register	0000 _H	U,SV	SV,E,P	See Family Spec
EMEM_ID	EMEM Core Module Identification Register	0008 _H	U,SV	BE	See Family Spec
EMEM_TILECONFIG	EMEM Core Tile Configuration Register	0020 _H	U,SV	U,SV,P	See Family Spec
EMEM_TILECC	EMEM Core Tile Control Common Memory Register	0024 _H	U,SV	U,SV,P	See Family Spec
EMEM_TILECT	EMEM Core Tile Control Trace Memory Register	0028 _H	U,SV	U,SV,P	See Family Spec
EMEM_TILESTATE	EMEM Core Tile Status Register	002C _H	U,SV	BE	See Family Spec
EMEM_SBRCTR	EMEM Core Standby RAM Control Register	0034 _H	U,SV	U,SV,P	See Family Spec
EMEM_ACCEN1	EMEM Core Access Enable Register 1	00F8 _H	U,SV	BE	See Family Spec
EMEM_ACCEN0	EMEM Core Access Enable Register 0	00FC _H	U,SV	SV,SE	See Family Spec

Table 207 Register Overview - EMEMMPU0 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
EMEMMPU0_CLC	EMEM Module Clock Control Register	00000 _H	SV	SV,E,P	Application Reset	See Family Spec
EMEMMPU0_MODID	EMEM Module ID Register	00008 _H	SV	R	Application Reset	See Family Spec
EMEMMPU0_ACCEN0	EMEM Module Access Enable Register 0	00010 _H	SV	SV,SE	Application Reset	See Family Spec

Extended Memory (EMEM)

Table 207 Register Overview - EMEMMPU0 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
EMEMMPU0_ACC EN1	EMEM Module Access Enable Register 1	00014 _H	SV	SV,SE	Application Reset	See Family Spec
EMEMMPU0_ME MCON	EMEM Module Memory Control Register	00020 _H	SV	SV,E,P	Application Reset	See Family Spec
EMEMMPU0_SCT RL	EMEM Module Safety Control Register	00024 _H	SV	SV,SE,P	Application Reset	See Family Spec
EMEMMPU0_RGN LAi (i=0-7)	EMEM Module Region i Lower Address Register	00050 _H +i *10 _H	SV	SV,SE,P	Application Reset	See Family Spec
EMEMMPU0_RGN UAi (i=0-7)	EMEM Module Region i Upper Address Register	00054 _H +i *10 _H	SV	SV,SE,P	Application Reset	See Family Spec
EMEMMPU0_RGN ACCENWai (i=0-7)	EMEM Module Region i Write Access Enable Register 0	00058 _H +i *10 _H	SV	SV,SE,P	Application Reset	See Family Spec
EMEMMPU0_RGN ACCENWBi (i=0-7)	EMEM Module Region i Write Access Enable Register 1	0005C _H +i *10 _H	SV	SV,SE,P	Application Reset	See Family Spec
EMEMMPU0_RGN ACCENRAi (i=0-7)	EMEM Module Region i Read Access Enable Register 0	000D8 _H +i *10 _H	SV	SV,SE,P	Application Reset	See Family Spec
EMEMMPU0_RGN ACCENRBi (i=0-7)	EMEM Module Region i Read Access Enable Register 1	000DC _H +i *10 _H	SV	SV,SE,P	Application Reset	See Family Spec

21.3 TC33xEXT Specific Registers

There are no TC33xEXT specific registers in the EMEM.

21.4 Connectivity

Nothing included at this release

Extended Memory (EMEM)
21.5 Revision History**Table 208 Revision History**

Reference	Change to Previous Version	Comment
V1.3.13		
	Initial version for TC33X.	
V1.3.14		
Page 1	Correction of configuration size in chapter 1.1	
V1.4.1		
Page 2	Add extra registers TILESTATE1 and TILECONFIG1 to support increased memory size.	
V1.4.2		
–	No functional changes.	
V1.4.3		
–	No functional changes.	
V1.4.4		
–	No functional changes.	

Radar Interface (RIF)

22 Radar Interface (RIF)

This chapter describes the Radar Interface (RIF) module of the TC33xEXT.

22.1 TC33xEXT Specific IP Configuration

See features in the family spec.

Table 209 TC33xEXT specific configuration of RIF

Parameter	RIF0
Software Triggered Reset of the Module Kernel This reset does not affect the bus interfaces and therefore cannot cause a protocol violation. Other outputs are synchronously forced to the idle state	Kernel Reset (software controlled by KRST0-1 registers)

22.2 TC33xEXT Specific Register Set

22.2.1 Address Map

Table 210 Register Address Space - RIF

Module	Base Address	End Address	Note
RIF0	FA040000 _H	FA0401FF _H	FPI slave interface

Note: The absolute register address is calculated as follows: Module Base Address + Offset Address

A register is addressed word wise.

22.3 TC33xEXT Specific Registers

No deviations from the Family Spec

22.4 Connectivity

Table 211 Connections of RIF0

Interface Signals	connects		Description
RIF0:RAMP1B	from	P02.6:IN	External RAMP B input
RIF0:safety_alarm	to	SMU:rif0_safety_alarm	RIF Alarm
RIF0:ERR	to	INT:rif0.ERR	Radar Interface Service Request
RIF0:INT		INT:rif0.INT	

Table 212 Connections of RIF0

Interface Signals	connects		Description
RIF0:CLKN	from	TC33xEXT:P50.4	LVDS RX Input (inverted Serial Clock)
RIF0:CLKP	from	TC33xEXT:P50.5	LVDS RX Input (Serial Clock)

Radar Interface (RIF)

Table 212 Connections of RIF0 (cont'd)

Interface Signals	connects		Description
RIF0:D1N	from	TC33xEXT:P50.0	LVDS RX Input (inverted Data Bits of Channel #0)
RIF0:D2N	from	TC33xEXT:P50.2	LVDS RX Input (inverted Data Bits of Channel #1)
RIF0:D3N	from	TC33xEXT:P50.8	LVDS RX Input (inverted Data Bits of Channel #2)
RIF0:D4N	from	TC33xEXT:P50.10	LVDS RX Input (inverted Data Bits of Channel #3)
RIF0:D1P	from	TC33xEXT:P50.1	LVDS RX Input (Data Bits of Channel #0)
RIF0:D2P	from	TC33xEXT:P50.3	LVDS RX Input (Data Bits of Channel #1)
RIF0:D3P	from	TC33xEXT:P50.9	LVDS RX Input (Data Bits of Channel #2)
RIF0:D4P	from	TC33xEXT:P50.11	LVDS RX Input (Data Bits of Channel #3)
RIF0:FRN	from	TC33xEXT:P50.6	LVDS RX Input (inverted FrameClock)
RIF0:FRP	from	TC33xEXT:P50.7	LVDS RX Input (FrameClock)

22.5 Revision History

Table 213 Revision History

Reference	Change to Previous Version	Comment
V1.0.36		
All	Initial Version TC33x.	
V1.0.37		
–	No functional changes.	–
V1.0.38		
–	No functional changes.	–
V1.0.39		
–	Device specific registers (RIF0_FLM, RIF0_INTCON, RIF0_FLAGSSET) are moved from the family spec to the appendix. No functional changes.	–
V1.0.40		
–	For registers from ESI to REGCRC, Kernel reset values are added for clarification. Device specific register, RIF0_FLAGSCS is moved from the family spec to the appendix.	
–	Device specific registers (RIF0_DBGDL0, RIF0_DBGDL1) are moved from the family spec to the appendix.	

Radar Interface (RIF)**Table 213 Revision History**

Reference	Change to Previous Version	Comment
–	Device specific register, RIF0_ESI is moved from the family spec to the appendix.	
–	No functional changes.	–
V1.0.41		
–	No functional changes.	–
V1.0.42		
–	No functional changes.	–
V1.0.43		
–	References to TC3Ax are removed	

High Speed Pulse Density Modulation Module (HSPDM)

23 High Speed Pulse Density Modulation Module (HSPDM)

Text with reference to family spec.

23.1 TC33xEXT Specific IP Configuration

See features in the family spec.

Table 214 TC33xEXT specific configuration of HSPDM

Parameter	HSPDM
HSPDM ram	F0280000 _H
HSPDM ram size	2000 _H
HSPDM BPI registers	F0282000 _H
HSPDM BPI registers size	100 _H
SRAM size in byte	8192

23.2 TC33xEXT Specific Register Set

There are no specific register set.

23.2.1 Address Map

Table 215 Register Address Space - HSPDM

Module	Base Address	End Address	Note
(HSPDM)	F0280000 _H	F0281FFF _H	FPI slave interface for SRAM access
HSPDM	F0282000 _H	F02820FF _H	FPI slave interface for BPI registers access

Note: The absolute register address is calculated as follows: Module Base Address + Offset Address

A register is addressed word wise.

HSPDM RAM takes 8KBytes address space starting from 0xF028 0000 to 0xF028 1FFF.

23.3 TC33xEXT Specific Registers

There are no device specific registers for HSPDM in TC33xEXT.

23.4 Connectivity

There will be connections to the VADC.

23.4.1 Connections Regarding Hardware Run Feature

HSPDM module can be started by a CAN message. The reception (or transmission) of CAN message can trigger an interrupt. The interrupt signal can be delayed by a CCU6 timer module for a programmable time interval. The delayed interrupt signal can be used for starting the HSPDM module.

High Speed Pulse Density Modulation Module (HSPDM)




Figure 6 Hardware Run Connections

23.4.2 Pinning and Layout

The output signals of the HSPDM module are connected to the following pads:

- P22.3 - MUTE
- P22.4 - BS0
- P22.5 - BS1

23.5 Revision History

Table 216 Revision History

Reference	Change to Previous Version	Comment
V0.7.9		
Page 2	Typo “History” fixed.	

24 Camera and ADC Interface (CIF)

This device doesn't contain a CIF module.

System Timer (STM)

25 System Timer (STM)

This chapter describes the device specific details in TC33xEXT.

25.1 TC33xEXT Specific IP Configuration

See features in family spec

25.2 TC33xEXT Specific Register Set

Register Address Space Table

The address space for the module registers is defined below

Table 217 Register Address Space - STM

Module	Base Address	End Address	Note
STM0	F0001000 _H	F00010FF _H	FPI slave interface
STM1	F0001100 _H	F00011FF _H	FPI slave interface

Register Overview Table

There are no product specific register for this module.

25.3 TC33xEXT Specific Registers

There are no product specific register for this module.

25.4 Connectivity

The tables below list all the connections of STM instances.

Table 218 Connections of STM0

Interface Signals	connects		Description
STM0:SR0_INT	to	INT:stm0.SR0_INT	System Timer Service Request 0
		CAN0:STM0.SR0_INT	
STM0:SR1_INT	to	INT:stm0.SR1_INT	System Timer Service Request 1
		CAN0:STM0.SR1_INT	

Table 219 Connections of STM1

Interface Signals	connects		Description
STM1:SR0_INT	to	INT:stm1.SR0_INT	System Timer Service Request 0
		CAN0:STM1.SR0_INT	
STM1:SR1_INT	to	INT:stm1.SR1_INT	System Timer Service Request 1
		CAN0:STM1.SR1_INT	

System Timer (STM)**25.5 Revision History****Table 220 Revision History**

Reference	Change to Previous Version	Comment
V9.2.3		
–	Initial version for TC33X.	
V9.2.4		
Page 1	Connection tables updated (no functional changes).	

26 Generic Timer Module (GTM)

This device doesn't contain a GTM.

Capture/Compare Unit 6 (CCU6)

27 Capture/Compare Unit 6 (CCU6)

This chapter describes the specific properties of the product TC33xEXT, which is a member of the product family TC3XX.

The functionality of the CCU6 is described in the TC3XX family documentation. The complete product description consists of the family documentation and this product-specific appendix.

27.1 TC33xEXT Specific Register Set

Table 221 Register Address Space - CCU6

Module	Base Address	End Address	Note
CCU60	F0002A00 _H	F0002AFF _H	FPI slave interface
CCU61	F0002B00 _H	F0002BFF _H	FPI slave interface

Note: Register MOSEL controls the trigger signals from both CCU6 kernels (CCU60 and CCU61) of the CCU6 module, and is only available in the address space of kernel CCU60.

Register Overview Tables of CCU6

Table 222 Register Overview - CCU60 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
CCU60_CLC	Clock Control Register	0000 _H	U,SV	SV,E,P	Application Reset	See Family Spec
CCU60_MCFG	Module Configuration Register	0004 _H	U,SV	U,SV,P	See Family Spec	See Family Spec
CCU60_ID	Module Identification Register	0008 _H	U,SV	BE	See Family Spec	See Family Spec
CCU60_MOSEL	CCU60 Module Output Select Register	000C _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_PISEL0	Port Input Select Register 0	0010 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_PISEL2	Port Input Select Register 2	0014 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_KSCSR	Kernel State Control Sensitivity Register	001C _H	U,SV	U,SV,P,OEN	See Family Spec	See Family Spec
CCU60_T12	Timer T12 Counter Register	0020 _H	U,SV	U,SV,P	Application Reset	See Family Spec

Capture/Compare Unit 6 (CCU6)

Table 222 Register Overview - CCU60 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
CCU60_T12PR	Timer 12 Period Register	0024 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_T12DTC	Dead-Time Control Register for Timer12	0028 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_CC6xR (x=0-2)	Capture/Compare Register for Channel CC6x	0030 _H +x *4	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_CC6xSR (x=0-2)	Capture/Compare Shadow Reg. for Channel CC6x	0040 _H +x *4	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_T13	Timer T13 Counter Register	0050 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_T13PR	Timer 13 Period Register	0054 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_CC63R	Compare Register for T13	0058 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_CC63SR	Compare Shadow Register for T13	005C _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_CMPSTAT	Compare State Register	0060 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_CMPMOD IF	Compare State Modification Register	0064 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_T12MSEL	T12 Mode Select Register	0068 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_TCTR0	Timer Control Register 0	0070 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_TCTR2	Timer Control Register 2	0074 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_TCTR4	Timer Control Register 4	0078 _H	U,SV	U,SV,P	Application Reset	See Family Spec

Capture/Compare Unit 6 (CCU6)

Table 222 Register Overview - CCU60 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
CCU60_MODCTR	Modulation Control Register	0080 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_TRPCTR	Trap Control Register	0084 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_PSLR	Passive State Level Register	0088 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_MCMOUT S	Multi-Channel Mode Output Shadow Register	008C _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_MCMOUT	Multi-Channel Mode Output Register	0090 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_MCMCTR	Multi-Channel Mode Control Register	0094 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_IMON	Input Monitoring Register	0098 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_LI	Lost Indicator Register	009C _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_IS	Interrupt Status Register	00A0 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_ISS	Interrupt Status Set Register	00A4 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_ISR	Interrupt Status Reset Register	00A8 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_INP	Interrupt Node Pointer Register	00AC _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_IEN	Interrupt Enable Register	00B0 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_OCS	OCDS Control and Status Register	00E8 _H	U,SV	SV,P,OEN	See Family Spec	See Family Spec

Capture/Compare Unit 6 (CCU6)

Table 222 Register Overview - CCU60 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
CCU60_KRSTCLR	Kernel Reset Status Clear Register	00EC _H	U,SV	SV,E,P	Application Reset	See Family Spec
CCU60_KRST1	Kernel Reset Register 1	00F0 _H	U,SV	SV,E,P	Application Reset	See Family Spec
CCU60_KRST0	Kernel Reset Register 0	00F4 _H	U,SV	SV,E,P	Application Reset	See Family Spec
CCU60_ACCEN0	Access Enable Register 0	00FC _H	U,SV	SV,SE	Application Reset	See Family Spec

Table 223 Register Overview - CCU61 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
CCU61_CLC	Clock Control Register	0000 _H	U,SV	SV,E,P	Application Reset	See Family Spec
CCU61_MCFG	Module Configuration Register	0004 _H	U,SV	U,SV,P	See Family Spec	See Family Spec
CCU61_ID	Module Identification Register	0008 _H	U,SV	BE	See Family Spec	See Family Spec
CCU61_PISEL0	Port Input Select Register 0	0010 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_PISEL2	Port Input Select Register 2	0014 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_KSCSR	Kernel State Control Sensitivity Register	001C _H	U,SV	U,SV,P,OEN	See Family Spec	See Family Spec
CCU61_T12	Timer T12 Counter Register	0020 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_T12PR	Timer 12 Period Register	0024 _H	U,SV	U,SV,P	Application Reset	See Family Spec

Capture/Compare Unit 6 (CCU6)

Table 223 Register Overview - CCU61 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
CCU61_T12DTC	Dead-Time Control Register for Timer12	0028 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_CC6xR (x=0-2)	Capture/Compare Register for Channel CC6x	0030 _H +x *4	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_CC6xSR (x=0-2)	Capture/Compare Shadow Reg. for Channel CC6x	0040 _H +x *4	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_T13	Timer T13 Counter Register	0050 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_T13PR	Timer 13 Period Register	0054 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_CC63R	Compare Register for T13	0058 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_CC63SR	Compare Shadow Register for T13	005C _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_CMPSTAT	Compare State Register	0060 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_CMPMOD IF	Compare State Modification Register	0064 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_T12MSEL	T12 Mode Select Register	0068 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_TCTR0	Timer Control Register 0	0070 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_TCTR2	Timer Control Register 2	0074 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_TCTR4	Timer Control Register 4	0078 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_MODCTR	Modulation Control Register	0080 _H	U,SV	U,SV,P	Application Reset	See Family Spec

Capture/Compare Unit 6 (CCU6)

Table 223 Register Overview - CCU61 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
CCU61_TRPCTR	Trap Control Register	0084 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_PSLR	Passive State Level Register	0088 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_MCMOUTS	Multi-Channel Mode Output Shadow Register	008C _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_MCMOUT	Multi-Channel Mode Output Register	0090 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_MCMCTR	Multi-Channel Mode Control Register	0094 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_IMON	Input Monitoring Register	0098 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_LI	Lost Indicator Register	009C _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_IS	Interrupt Status Register	00A0 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_ISS	Interrupt Status Set Register	00A4 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_ISR	Interrupt Status Reset Register	00A8 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_INP	Interrupt Node Pointer Register	00AC _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_IEN	Interrupt Enable Register	00B0 _H	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_OCS	OCDS Control and Status Register	00E8 _H	U,SV	SV,P,OEN	See Family Spec	See Family Spec
CCU61_KRSTCLR	Kernel Reset Status Clear Register	00EC _H	U,SV	SV,E,P	Application Reset	See Family Spec

Capture/Compare Unit 6 (CCU6)

Table 223 Register Overview - CCU61 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
CCU61_KRST1	Kernel Reset Register 1	00F0 _H	U,SV	SV,E,P	Application Reset	See Family Spec
CCU61_KRST0	Kernel Reset Register 0	00F4 _H	U,SV	SV,E,P	Application Reset	See Family Spec
CCU61_ACCEN0	Access Enable Register 0	00FC _H	U,SV	SV,SE	Application Reset	See Family Spec

27.2 TC33xEXT Specific Registers

No deviations from the Family Spec

27.3 Connectivity

Table 224 Connections of CCU60

Interface Signals	connects		Description
CCU60:CC60	to	P02.0:ALT(7)	T12 PWM channel 60
		P02.6:ALT(7)	
		P11.12:ALT(7)	
		P15.6:ALT(7)	
		P34.2:ALT(7)	
CCU60:CC61	to	P02.2:ALT(7)	T12 PWM channel 61
		P02.7:ALT(7)	
		P11.11:ALT(7)	
		P15.5:ALT(7)	
CCU60:CC62	to	P02.4:ALT(7)	T12 PWM channel 62
		P02.8:ALT(7)	
		P11.10:ALT(7)	
		P15.4:ALT(7)	
CCU60:CC60INA	from	P02.0:IN	T12 capture input 60
CCU60:CC61INA	from	P02.2:IN	T12 capture input 61
CCU60:CC62INA	from	P02.4:IN	T12 capture input 62
CCU60:CC60INB	from	P00.1:IN	T12 capture input 60
CCU60:CC61INB	from	P00.3:IN	T12 capture input 61
CCU60:CC62INB	from	P00.5:IN	T12 capture input 62
CCU60:CC60INC	from	P02.6:IN	T12 capture input 60
CCU60:CC61INC	from	P02.7:IN	T12 capture input 61
CCU60:CC62INC	from	P02.8:IN	T12 capture input 62

Capture/Compare Unit 6 (CCU6)

Table 224 Connections of CCU60 (cont'd)

Interface Signals	connects		Description
CCU60:CC60IND	from	PMS:pms_wut_underflow	T12 capture input 60
CCU60:CC62IND	from	SCU:E_PDOUT(4)	T12 capture input 62
CCU60:CCPOS0A	from	P02.6:IN	Hall capture input 0
CCU60:CCPOS1A	from	P02.7:IN	Hall capture input 1
CCU60:CCPOS2A	from	P02.8:IN	Hall capture input 2
CCU60:CCPOS0B	from	CCU61:SR(2)	Hall capture input 0
CCU60:CCPOS0C	from	P10.4:IN	Hall capture input 0
CCU60:CCPOS1C	from	P10.7:IN	Hall capture input 1
CCU60:CCPOS2C	from	P10.8:IN	Hall capture input 2
CCU60:COUT60	to	SCU:E_REQ0(1)	T12 PWM channel 60
		P02.1:ALT(7)	
		P11.9:ALT(7)	
		P15.7:ALT(7)	
		P34.3:ALT(7)	
CCU60:COUT61	to	P02.3:ALT(7)	T12 PWM channel 61
		P11.6:ALT(7)	
		P15.8:ALT(7)	
CCU60:COUT62	to	P02.5:ALT(7)	T12 PWM channel 62
		P11.3:ALT(7)	
		P14.0:ALT(7)	
CCU60:COUT63	to	P00.0:ALT(7)	T13 PWM channel 63
		P11.2:ALT(7)	
		P14.1:ALT(7)	
		P32.4:ALT(7)	
		P34.1:ALT(7)	
		PMS:dcadc_sync_ccu6	
CCU60:CTRAPB	from	CCU60:WHE_N	Trap input capture
CCU60:CTRAPD	from	SCU:E_PDOUT(0)	Trap input capture
CCU60:SR(0)	to	HSM:EXT_INT(10)	Service request
CCU60:SR(1)	to	CCU60:T13HRH	Service request
CCU60:SR(2)	to	CCU61:CCPOS0B	Service request
		CCU61:T12HRG	
		CCU61:T13HRG	

Capture/Compare Unit 6 (CCU6)

Table 224 Connections of CCU60 (cont'd)

Interface Signals	connects		Description
CCU60:SR(3)	to	EVADC:G0REQTRA	Service request
		EVADC:G1REQTRA	
		EVADC:G2REQTRA	
		EVADC:G3REQTRA	
		EVADC:G4REQTRA	
		EVADC:G5REQTRA	
CCU60:T12HRA	from	SCU:scu_cctrig0	External timer start 12
CCU60:T13HRA	from	SCU:scu_cctrig0	External timer start 13
CCU60:T12HRB	from	P00.7:IN	External timer start 12
CCU60:T13HRB	from	P00.8:IN	External timer start 13
CCU60:T12HRC	from	P00.9:IN	External timer start 12
CCU60:T13HRC	from	P00.9:IN	External timer start 13
CCU60:T12HRE	from	P00.0:IN	External timer start 12
CCU60:T12HRF	from	GPT120:T6OFL	External timer start 12
CCU60:T13HRF	from	GPT120:T6OFL	External timer start 13
CCU60:T12HRG	from	CCU61:SR(2)	External timer start 12
CCU60:T13HRG	from	CCU61:SR(2)	External timer start 13
CCU60:T12HRH	from	SCU:E_PDOUT(0)	External timer start 12
CCU60:T13HRH	from	CCU60:SR(1)	External timer start 13
CCU60:TRIG(0)	to	EVADC:G0REQGTC	Output select trigger
		EVADC:G1REQGTC	
		EVADC:G2REQGTC	
		EVADC:G3REQGTC	
		EVADC:G4REQGTC	
		EVADC:G5REQGTC	
CCU60:TRIG(1)	to	EVADC:G0REQGTD	Output select trigger
		EVADC:G1REQGTD	
		EVADC:G2REQGTD	
		EVADC:G3REQGTD	
		EVADC:G4REQGTD	
		EVADC:G5REQGTD	
CCU60:TRIG(2)	to	EVADC:G0REQGTE	Output select trigger
		EVADC:G1REQGTE	
		EVADC:G2REQGTE	
		EVADC:G3REQGTE	
		EVADC:G4REQGTE	
		EVADC:G5REQGTE	
CCU60:WHE_N	to	CCU60:CTRAPB	Set wrong hall event negative

Capture/Compare Unit 6 (CCU6)

Table 225 Connections of CCU61

Interface Signals	connects		Description
CCU61:CC60	to	P00.1:ALT(7)	T12 PWM channel 60
		P00.7:ALT(7)	
		P20.8:ALT(7)	
		P33.13:ALT(7)	
CCU61:CC61	to	P00.3:ALT(7)	T12 PWM channel 61
		P00.8:ALT(7)	
		P20.9:ALT(7)	
		P33.11:ALT(7)	
CCU61:CC62	to	P00.5:ALT(7)	T12 PWM channel 62
		P00.9:ALT(7)	
		P20.10:ALT(7)	
		P33.9:ALT(7)	
CCU61:CC60INA	from	P00.1:IN	T12 capture input 60
CCU61:CC61INA	from	P00.3:IN	T12 capture input 61
CCU61:CC62INA	from	P00.5:IN	T12 capture input 62
CCU61:CC60INB	from	P02.0:IN	T12 capture input 60
CCU61:CC61INB	from	P02.2:IN	T12 capture input 61
CCU61:CC62INB	from	P02.4:IN	T12 capture input 62
CCU61:CC60INC	from	P00.7:IN	T12 capture input 60
CCU61:CC61INC	from	P00.8:IN	T12 capture input 61
CCU61:CC62INC	from	P00.9:IN	T12 capture input 62
CCU61:CC60IND	from	PMS:pms_wut_underflow	T12 capture input 60
CCU61:CC61IND	from	CAN0:INT(12)	T12 capture input 61
CCU61:CC62IND	from	SCU:E_PDOUT(5)	T12 capture input 62
CCU61:CCPOS0A	from	P00.7:IN	Hall capture input 0
CCU61:CCPOS1A	from	P00.8:IN	Hall capture input 1
CCU61:CCPOS2A	from	P00.9:IN	Hall capture input 2
CCU61:CCPOS0B	from	CCU60:SR(2)	Hall capture input 0
CCU61:CCPOS0C	from	P33.7:IN	Hall capture input 0
CCU61:CCPOS1C	from	P33.6:IN	Hall capture input 1
CCU61:CCPOS2C	from	P33.5:IN	Hall capture input 2
CCU61:COU60	to	SCU:E_REQ1(1)	T12 PWM channel 60
		P00.2:ALT(7)	
		P20.11:ALT(7)	
		P33.12:ALT(7)	

Capture/Compare Unit 6 (CCU6)

Table 225 Connections of CCU61 (cont'd)

Interface Signals	connects		Description
CCU61:COUT61	to	P00.4:ALT(7)	T12 PWM channel 61
		P20.12:ALT(7)	
		P33.10:ALT(7)	
CCU61:COUT62	to	P00.6:ALT(7)	T12 PWM channel 62
		P20.13:ALT(7)	
		P33.8:ALT(7)	
CCU61:COUT63	to	HSPDM:HWRUN(0)	T13 PWM channel 63
		P00.12:ALT(7)	
		P20.7:ALT(7)	
CCU61:CTRAPA	from	P00.0:IN	Trap input capture
CCU61:CTRAPB	from	CCU61:WHE_N	Trap input capture
CCU61:CTRAPC	from	P33.4:IN	Trap input capture
CCU61:CTRAPD	from	SCU:E_PDOUT(1)	Trap input capture
CCU61:SR(0)	to	HSM:EXT_INT(11)	Service request
CCU61:SR(1)	to	CCU61:T13HRH	Service request
CCU61:SR(2)	to	CCU60:CCPOS0B	Service request
		CCU60:T12HRG	
		CCU60:T13HRG	
CCU61:SR(3)	to	EVADC:G0REQTRB	Service request
		EVADC:G1REQTRB	
		EVADC:G2REQTRB	
		EVADC:G3REQTRB	
		EVADC:G4REQTRB	
		EVADC:G5REQTRB	
CCU61:T12HRA	from	SCU:scu_cctrig0	External timer start 12
CCU61:T13HRA	from	SCU:scu_cctrig0	External timer start 13
CCU61:T12HRB	from	P02.6:IN	External timer start 12
CCU61:T13HRB	from	P02.7:IN	External timer start 13
CCU61:T12HRC	from	P02.8:IN	External timer start 12
CCU61:T13HRC	from	P02.8:IN	External timer start 13
CCU61:T13HRE	from	CAN0:INT(15)	External timer start 13
CCU61:T12HRF	from	GPT120:T6OFL	External timer start 12
CCU61:T13HRF	from	GPT120:T6OFL	External timer start 13
CCU61:T12HRG	from	CCU60:SR(2)	External timer start 12
CCU61:T13HRG	from	CCU60:SR(2)	External timer start 13
CCU61:T12HRH	from	SCU:E_PDOUT(1)	External timer start 12
CCU61:T13HRH	from	CCU61:SR(1)	External timer start 13
CCU61:WHE_N	to	CCU61:CTRAPB	Set wrong hall event negative

Capture/Compare Unit 6 (CCU6)**27.4 Revision History****Table 226 Revision History**

Reference	Change to Previous Version	Comment
V3.0.0		
	Initial release.	

General Purpose Timer Unit (GPT12)

28 General Purpose Timer Unit (GPT12)

This chapter describes the specific properties of the product TC33xEXT, which is a member of the product family TC3XX.

The functionality of the GPT12 is described in the TC3XX family documentation. The complete product description consists of the family documentation and this product-specific appendix.

28.1 TC33xEXT Specific Register Set

Table 227 Register Address Space - GPT12

Module	Base Address	End Address	Note
GPT120	F0001800 _H	F00018FF _H	FPI slave interface

Register Overview Table

See corresponding AURIX™ TC3xx Platform family specification.

28.2 TC33xEXT Specific Registers

No deviations from the Family Spec

General Purpose Timer Unit (GPT12)

28.3 Connectivity

Table 228 Connections of GPT120

Interface Signals	connects		Description
GPT120:CAPINB	from	SCU:E_PDOUT(6)	Trigger input to capture value of timer T5 into CAPREL register
GPT120:T2EUDA	from	P00.8:IN	Count direction control input of timer T2
GPT120:T3EUDA	from	P02.7:IN	Count direction control input of core timer T3
GPT120:T4EUDA	from	P00.9:IN	Count direction control input of timer T4
GPT120:T5EUDA	from	P21.6:IN	Count direction control input of timer T5
GPT120:T6EUDA	from	P20.0:IN	Count direction control input of core timer T6
GPT120:T2EUDB	from	P33.6:IN	Count direction control input of timer T2
GPT120:T3EUDB	from	P10.7:IN	Count direction control input of core timer T3
GPT120:T4EUDB	from	P33.5:IN	Count direction control input of timer T4
GPT120:T5EUDB	from	P10.1:IN	Count direction control input of timer T5
GPT120:T6EUDB	from	P10.0:IN	Count direction control input of core timer T6
GPT120:T2INA	from	P00.7:IN	Trigger/gate input of timer T2
GPT120:T3INA	from	P02.6:IN	Trigger/gate input of core timer T3
GPT120:T4INA	from	P02.8:IN	Trigger/gate input of timer T4
GPT120:T5INA	from	P21.7:IN	Trigger/gate input of timer T5
GPT120:T6INA	from	P20.3:IN	Trigger/gate input of core timer T6
GPT120:T2INB	from	P33.7:IN	Trigger/gate input of timer T2
GPT120:T3INB	from	P10.4:IN	Trigger/gate input of core timer T3
GPT120:T4INB	from	P10.8:IN	Trigger/gate input of timer T4
GPT120:T5INB	from	P10.3:IN	Trigger/gate input of timer T5
GPT120:T6INB	from	P10.2:IN	Trigger/gate input of core timer T6
GPT120:T3INC	from	SCU:E_PDOUT(4)	Trigger/gate input of core timer T3
GPT120:T6OFL	to	CCU60:T12HRF	Overflow/underflow signal of timer T6
		CCU60:T13HRF	
		CCU61:T12HRF	
		CCU61:T13HRF	
GPT120:T3OUT	to	SCU:E_REQ4(2)	External output for overflow/underflow detection of core timer T3
		P10.6:ALT(4)	
		P21.6:ALT(7)	
GPT120:T6OUT	to	SCU:E_REQ5(2)	External output for overflow/underflow detection of core timer T6
		P10.5:ALT(5)	
		P21.7:ALT(7)	
GPT120:CIRQ_INT	to	INT:gpt120.CIRQ_INT	GPT120 CAPREL Service Request
GPT120:T2_INT	to	INT:gpt120.T2_INT	GPT120 T2 Overflow/Underflow Service Request

General Purpose Timer Unit (GPT12)

Table 228 Connections of GPT120 (cont'd)

Interface Signals	connects		Description
GPT120:T3_INT	to	INT:gpt120.T3_INT	GPT120 T3 Overflow/Underflow Service Request
GPT120:T4_INT	to	INT:gpt120.T4_INT	GPT120 T4 Overflow/Underflow Service Request
GPT120:T5_INT	to	INT:gpt120.T5_INT	GPT120 T5 Overflow/Underflow Service Request
GPT120:T6_INT	to	INT:gpt120.T6_INT	GPT120 T6 Overflow/Underflow Service Request

28.4 Revision History

Table 229 Revision History

Reference	Change to Previous Version	Comment
V3.0.0		
–	Initial version.	
V3.0.1		
Page 2	Signal GPT120:CAPINA removed from connections table.	
V3.0.2		
	Changes in Connection table and Revision History due to splitting of formerly identical content into separate appendices with different content for TC33xED and TC33xPD.	

Converter Control Block (CONVCTRL)

29 Converter Control Block (CONVCTRL)

This chapter describes the specific properties of the product TC33xEXT, which is a member of the product family TC3xx.

The functionality of the CONVCTRL is described in the TC3xx family documentation. The complete product description consists of the family documentation and this product-specific appendix.

29.1 TC33xEXT-Specific IP Configuration

The functional description describes the features and operating modes of the converter control block in a general way. This section summarizes the configuration that is available in a specific product.

Table 230 TC33xEXT specific configuration of CONVERTER

Parameter	CONVCTRL
FPI base address	F0025000 _H
FPI address range	100 _H
Application Reset and Kernel Reset	Application Reset
Name of the config sector value	CFS Value
CFS value for register VRCFG	000000C3 _H

29.2 TC33xEXT Specific Register Set

Table 231 Register Address Space - CONVERTER

Module	Base Address	End Address	Note
CONVCTRL	F0025000 _H	F00250FF _H	FPI slave interface

Register Overview Table

See main family chapter.

29.3 TC33xEXT Specific Registers

No deviations from the Family Spec

Converter Control Block (CONVCTRL)

29.4 Connectivity

The CONVCTRL is connected to its environment through a number of input and output signals.

Table 232 Digital Connections for Product TC33xEXT

Signal	Dir.	Source/Destin.	Description
General			
PHSYNC	O	EVADC	Synchronization signal for analog clocks
CC_ALARM	O	SMU	Alarm signal from safety logic

Table 233 List of CONVERTER Interface Signals

Interface Signals	I/O	Description
PHSYNC	out	Phase synchronization signal
CC_ALARM	out	Safety Alarm Signal

29.5 Revision History

Table 234 Revision History for the Appendix

Reference	Change to Previous Version	
V3.0.0		
	Initial version for TC33X.	
V3.0.1		
Page 2	EDSADC removed from digital connections table because TC33xEXT has no EDSADC.	

Enhanced Versatile Analog-to-Digital Converter (EVADC)

30 Enhanced Versatile Analog-to-Digital Converter (EVADC)

This chapter describes the specific properties of the product TC33xEXT, which is a member of the product family TC3XX.

The functionality of the EVADC is described in the TC3XX family documentation. The complete product description consists of the family documentation and this product-specific appendix.

30.1 TC33xEXT-Specific IP Configuration

The functional description describes the features and operating modes of the A/D Converters in a general way. This section summarizes the configuration that is available in a specific product.

Each converter group is equipped with a separate analog converter module and a dedicated analog input multiplexer.

Table 235 General Converter Configuration TC33xEXT

Converter Group	Input Channels	Converter Cluster	Common Service Req. Group	Associated Standard Reference Pins
Primary Groups				
G0	CH0 ... CH7	Primary	C0	V_{AREF1} , V_{AGND1}
G1	CH0 ... CH7	Primary	C1	V_{AREF1} , V_{AGND1}
G2 ¹⁾	CH0 ... CH3	Primary	C0	V_{AREF1} , V_{AGND1}
G3 ¹⁾	CH0 ... CH3	Primary	C1	V_{AREF1} , V_{AGND1}
G4	CH0 ... CH7	Primary	C0	V_{AREF1} , V_{AGND1}
G5	CH0 ... CH7	Primary	C1	V_{AREF1} , V_{AGND1}

1) For EVADC G2 and EVADC G3 the bit-fields 4 ... 7 of channel event flag register (G2CEFLAG, G3CEFLAG) and channel event flag clear register (G2CECLR, G3CECLR) can't be used.

Synchronization Groups

Up to 4 converter kernels can be connected to synchronization groups to achieve parallel conversion of several input channels.

Not all channels can be synchronized to each other, but certain groups can be formed.

Table 236 summarizes which kernels can be synchronized for parallel conversions.

Table 236 Synchronization Groups

ADC Kernel	Synchr. Group	Master selected by control input C1x ¹⁾			
		C10 ²⁾	C11	C12	C13
G0 (Prim.)	A	G0	G1	G2	G3
G1 (Prim.)	A	G1	G0	G2	G3
G2 (Prim.)	A	G2	G0	G1	G3
G3 (Prim.)	A	G3	G0	G1	G2
G4 (Prim.)	B	G4	G5	---	---
G5 (Prim.)	B	G5	G4	---	---

1) The control input is selected by bitfield STSEL in register GxSYNCTR.
Select the corresponding ready inputs accordingly by bits EVALRx.

Enhanced Versatile Analog-to-Digital Converter (EVADC)

- 2) Control input CI0 always selects the own control signals of the corresponding ADC kernel. This selection is meant for the synchronization master or for stand-alone operation.

Table 237 TC33xEXT specific configuration of EVADC

Parameter	EVADC
Number of available primary groups	6
Number of available secondary groups	0
Number of available Fast Compare channels	0
FPI base address	F0020000 _H
FPI address range	4000 _H

30.2 TC33xEXT Specific Register Set

Table 238 Register Address Space - EVADC

Module	Base Address	End Address	Note
EVADC	F0020000 _H	F0023FFF _H	FPI slave interface

Register Overview Table

See main family chapter.

Enhanced Versatile Analog-to-Digital Converter (EVADC)

30.3 Connectivity

The EVADC is connected to its environment through a number of analog input signals and also digital input and output signals. These connections establish communication with other peripherals, with the system blocks, and with external components. The following tables list:

- [Analog Module Connections](#)
- [Digital Module Connections](#)

30.3.1 Analog Module Connections

The EVADC module accepts a number of analog input signals. The analog input multiplexers select the input channels to be converted from the signals available in this product.

Note: If an analog input channel is connected to an I/O port pin, make sure the output driver and/or pull devices and/or the digital input path are disabled during normal operation ($Px_PDISC.PDISy = 1$). For diagnostic functions (MD, PDD) ports must be configured differently (see family description).

The exact number of analog input channels and the available connection to port pins depend on the employed product type and package (refer to [Table 235](#) and to the corresponding Data Sheets).

A summary of channels can be found in the table below.

Note: Most analog input pins are also connected either to other channels of the EVADC. These connections are listed in column “Overlay”

Special Markings

- Input channels marked “PDD” provide a pull-down device for pull-down diagnostics.
- Input channels marked “MD” can activate the pullup and pulldown devices for multiplexer diagnostics.
- Input channels marked “AltRef” can be selected as an alternate reference voltage for conversions on channels of the same group.
- Input channels marked “FixRef” cannot select an alternate reference voltage, but only the corresponding standard reference voltage.

Table 239 Analog Input Connections for Product TC33xEXT

Signal	Source	Overlay	Description
Reference Inputs			
V_{AREF}	VAREF1	-	positive analog reference
V_{AGND}	VAGND1	-	negative analog reference
Analog Inputs for Group 0 (Primary)			
G0CH0 (AltRef)	AN0	-	analog input channel 0 of group 0
G0CH1 (MD)	AN1	-	analog input channel 1 of group 0
G0CH2 (MD)	AN2	-	analog input channel 2 of group 0
G0CH3	AN3	-	analog input channel 3 of group 0
G0CH4 (FixRef)	AN4	G5CH0	analog input channel 4 of group 0
G0CH5 (FixRef)	AN5	G5CH1	analog input channel 5 of group 0
G0CH6 (FixRef)	AN6	G5CH2	analog input channel 6 of group 0
G0CH7 (PDD, FixRef)	AN7	G5CH3	analog input channel 7 of group 0

Enhanced Versatile Analog-to-Digital Converter (EVADC)

Table 239 Analog Input Connections for Product TC33xEXT (cont'd)

Signal	Source	Overlay	Description
Analog Inputs for Group 1 (Primary)			
G1CH0 (AltRef)	AN8	G5CH4	analog input channel 0 of group 1
G1CH1 (MD)	AN9	G5CH5	analog input channel 1 of group 1
G1CH2 (MD)	AN10	G5CH6	analog input channel 2 of group 1
G1CH3 (PDD)	AN11	G5CH7	analog input channel 3 of group 1
G1CH4	AN12	G4CH0	analog input channel 4 of group 1
G1CH5	AN13	G4CH1	analog input channel 5 of group 1
G1CH6	AN14	G4CH2	analog input channel 6 of group 1
G1CH7	AN15	G4CH3	analog input channel 7 of group 1
Analog Inputs for Group 2 (Primary)			
G2CH0 (AltRef)	AN16	G4CH4	analog input channel 0 of group 2
G2CH1 (MD)	AN17	G4CH5	analog input channel 1 of group 2
G2CH2 (MD)	AN18	G4CH6	analog input channel 2 of group 2
G2CH3 (PDD)	AN19	G4CH7	analog input channel 3 of group 2
G2CH4	-	-	analog input channel 4 of group 2
G2CH5	-	-	analog input channel 5 of group 2
G2CH6	-	-	analog input channel 6 of group 2
G2CH7	-	-	analog input channel 7 of group 2
Analog Inputs for Group 3 (Primary)			
G3CH0 (AltRef)	AN20	-	analog input channel 0 of group 3
G3CH1 (MD)	AN21	-	analog input channel 1 of group 3
G3CH2 (MD)	AN22	-	analog input channel 2 of group 3
G3CH3 (PDD)	AN23	-	analog input channel 3 of group 3
G3CH4	-	-	analog input channel 4 of group 3
G3CH5	-	-	analog input channel 5 of group 3
G3CH6	-	-	analog input channel 6 of group 3
G3CH7	-	-	analog input channel 7 of group 3
Analog Inputs for Group 4 (Primary)			
G4CH0 (AltRef)	AN12	G1CH4	analog input channel 0 of group 4
G4CH1 (MD)	AN13	G1CH5	analog input channel 1 of group 4
G4CH2 (MD)	AN14	G1CH6	analog input channel 2 of group 4
G4CH3 (PDD)	AN15	G1CH7	analog input channel 3 of group 4
G4CH4	AN16	G2CH0	analog input channel 4 of group 4
G4CH5	AN17	G2CH1	analog input channel 5 of group 4
G4CH6	AN18	G2CH2	analog input channel 6 of group 4
G4CH7	AN19	G2CH3	analog input channel 7 of group 4
Analog Inputs for Group 5 (Primary)			
G5CH0 (AltRef)	AN4	G0CH4	analog input channel 0 of group 5

Enhanced Versatile Analog-to-Digital Converter (EVADC)

Table 239 Analog Input Connections for Product TC33xEXT (cont'd)

Signal	Source	Overlay	Description
G5CH1 (MD)	AN5	G0CH5	analog input channel 1 of group 5
G5CH2 (MD)	AN6	G0CH6	analog input channel 2 of group 5
G5CH3	AN7	G0CH7	analog input channel 3 of group 5
G5CH4	AN8	G1CH0	analog input channel 4 of group 5
G5CH5	AN9	G1CH1	analog input channel 5 of group 5
G5CH6	AN10	G1CH2	analog input channel 6 of group 5
G5CH7	AN11	G1CH3	analog input channel 7 of group 5
Common Input Signals (x = 0-5)			
GxCH28	$V_{ANACOMM}$	-	common reference signal, available to all converters, used for production testing, can be fed to the converters through pin AN11
GxCH29	V_{MTS}	-	module test signal, comparator supply voltage V_{DDK}
GxCH30	V_{AGND}	-	negative reference voltage
GxCH31	V_{AREF}	-	positive reference voltage

Enhanced Versatile Analog-to-Digital Converter (EVADC)

30.3.2 Digital Module Connections

The EVADC module accepts a number of digital input signals and generates a number of output signals. This section summarizes the connection of these signals to other on-chip modules or to external resources via port pins.

Table 240 Digital Connections for Product TC33xEXT

Signal	Dir.	Source/Destin.	Description
Gate Inputs for Primary Groups (x = 0-5, input line selected via bitfield GTSEL = [yyyy_B])			
GxREQGTA	I	-	[0000 _B] Gating input A, group x
GxREQGTB	I	-	[0001 _B] Gating input B, group x
GxREQGTC	I	CCU6061 TRIG0	[0010 _B] CCU6061 trigger output 0
GxREQGTD	I	CCU6061 TRIG1	[0011 _B] CCU6061 trigger output 1
GxREQGTE	I	CCU6061 TRIG2	[0100 _B] CCU6061 trigger output 2
GxREQGTF	I	-	[0101 _B] Gating input F, group x
GxREQGTG	I	-	[0110 _B] Gating input G, group x
GxREQGTH	I	-	[0111 _B] Gating input H, group x
GxREQGTI	I	-	[1000 _B] Gating input I, group x
GxREQGTJ	I	-	[1001 _B] Gating input J, group x
GxREQGTK	I	-	[1010 _B] Gating input K, group x
GxREQGTL	I	-	[1011 _B] Gating input L, group x
GxREQGTM	I	eru_pdout_x	[1100 _B] ERU pattern detection output x
GxREQGTN	I	-	[1101 _B] Gating input N, group x
GxREQGTO	I	-	[1110 _B] Gating input O, group x
GxREQGTP	I	[internal]	[1111 _B] Extend inputs to the selected internal trigger source (see GxTRCTR)
GxREQGTySEL	O	GxREQTRyP ¹⁾	Selected gating signal of the respective source
Trigger Inputs for Primary Groups (x = 0-5, input line selected via bitfield XTSEL = [yyyy_B])			
GxREQTRA	I	CCU60_SR3	[0000 _B] CCU60 service request output 3
GxREQTRB	I	CCU61_SR3	[0001 _B] CCU61 service request output 3
GxREQTRC	I	HSPDM_adc_trig	[0010 _B] HSPDM chirp trigger
GxREQTRD	I	-	[0011 _B] Trigger input D, group x
GxREQTRE	I	-	[0100 _B] Trigger input E, group x
GxREQTRF	I	-	[0101 _B] Trigger input F, group x
GxREQTRG	I	-	[0110 _B] Trigger input G, group x
GxREQTRH	I	eru_iout_x	[0111 _B] ERU interrupt output x
GxREQTRI	I	-	[1000 _B] Trigger input I, group x
GxREQTRJ	I	-	[1001 _B] Trigger input J, group x
GxREQTRK	I	-	[1010 _B] Trigger input K, group x
GxREQTRL	I	-	[1011 _B] Trigger input L, group x
GxREQTRM	I	vadc_gxsr1	[1100 _B] Service request 1, group x
GxREQTRN	I	vadc_c0sr1	[1101 _B] Service request 1, common group 0

Enhanced Versatile Analog-to-Digital Converter (EVADC)

Table 240 Digital Connections for Product TC33xEXT (cont'd)

Signal	Dir.	Source/Destin.	Description
GxREQTRO	I	vadc_c1sr1	[1110 _B] Service request 1, common group 1
GxREQTRYP	I	GxREQGTySEL ¹⁾	[1111 _B] Extend triggers to selected gating input of the respective source
GxREQTRYSEL	O	-	Selected trigger signal of the respective source

Global Signals and Service Request Lines For Primary Groups: x = 0-5

GxDATA[20:0]	O	RIF	Result values written to RES15
GxWR	O	RIF	Write signal for GxDATA
EMUX00	O	P02.6, P33.3	Control of external analog multiplexer interface 0
EMUX01	O	P02.7, P33.2	
EMUX02	O	P02.8, P33.1	
EMUX10	O	P00.6, P33.6	Control of external analog multiplexer interface 1
EMUX11	O	P00.7, P33.5	
EMUX12	O	P00.8, P33.4	
GxSR0	O	ICU	Service request 0 of group x
GxSR1	O	ICU	Service request 1 of group x
GxSR2	O	ICU	Service request 2 of group x
GxSR3	O	ICU	Service request 3 of group x
C0SR0	O	ICU	Service request 0 of common block 0
C0SR1	O	ICU	Service request 1 of common block 0
C0SR2	O	ICU	Service request 2 of common block 0
C0SR3	O	ICU	Service request 3 of common block 0
C1SR0	O	ICU	Service request 0 of common block 1
C1SR1	O	ICU	Service request 1 of common block 1
C1SR2	O	ICU	Service request 2 of common block 1
C1SR3	O	ICU	Service request 3 of common block 1

System-Internal Connections (x = 0-5)

PHSYNC	I	Phase synchronizer	Synchronization signal for analog clocks
otgb0[15:0]	O	OTGM	Alternate trigger buses for additional trace signals indicating the input signal sample phase (see OCS)
otgb1[15:0]	O	OTGM	

1) Internal signal connection.

Enhanced Versatile Analog-to-Digital Converter (EVADC)

30.4 Revision History

This is a summary of the modifications that have been applied to this chapter.

Table 241 Revision History

Reference	Change to Previous Version	Comment
V3.0.0		
–	Initial version.	–
V3.0.1		
Page 1	Footnote added to table General Converter Configuration TC33xEXT regarding limitation of converter group G2 and G3.	
Page 1	V_{AREF1} / V_{AGND1} corrected to V_{AREF0} / V_{AGND0} in table General Converter Configuration TC33xEXT .	
Page 3	VAREF2 / VAGND2 corrected to VAREF0 / VAGND0 in table Analog Input Connections for Product TC33xEXT .	
V3.0.2		
Page 1	V_{AREF1} / V_{AGND1} fixed in table General Converter Configuration TC33xEXT .	
Page 3	VAREF1 / VAGND1 fixed in table Analog Input Connections for Product TC33xEXT .	
V3.0.3		
–	No functional changes.	–
V3.0.4		
–	No functional changes.	–
V3.0.5		
–	No functional changes.	–

31 Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)

This device doesn't contain an EDSADC.

32 Inter-Integrated Circuit (I2C)

This device doesn't contain an I2C.

33 High Speed Serial Link (HSSL)

This device doesn't contain a HSSL.

Asynchronous Serial Interface (ASCLIN)

34 Asynchronous Serial Interface (ASCLIN)

Text with reference to family spec.

34.1 TC33xEXT Specific IP Configuration

No product specific configuration for ASCLIN

Asynchronous Serial Interface (ASCLIN)

34.2 TC33xEXT Specific Register Set

Register Address Space Table

Table 242 Register Address Space - ASCLIN

Module	Base Address	End Address	Note
ASCLIN0	F0000600 _H	F00006FF _H	FPI slave interface
ASCLIN1	F0000700 _H	F00007FF _H	FPI slave interface
ASCLIN2	F0000800 _H	F00008FF _H	FPI slave interface
ASCLIN3	F0000900 _H	F00009FF _H	FPI slave interface
ASCLIN4	F0000A00 _H	F0000AFF _H	FPI slave interface
ASCLIN5	F0000B00 _H	F0000BFF _H	FPI slave interface

Register Overview Table

Table 243 Register Overview - ASCLIN (ascending Offset Address)

Short Name	Long Name	Offset Address	Page Number
ASCLIN0_CLC	Clock Control Register	000 _H	See Family Spec
ASCLIN1_CLC	Clock Control Register	000 _H	See Family Spec
ASCLIN2_CLC	Clock Control Register	000 _H	See Family Spec
ASCLIN3_CLC	Clock Control Register	000 _H	See Family Spec
ASCLIN4_CLC	Clock Control Register	000 _H	See Family Spec
ASCLIN5_CLC	Clock Control Register	000 _H	See Family Spec
ASCLIN0_IOC	Input and Output Control Register	004 _H	See Family Spec
ASCLIN1_IOC	Input and Output Control Register	004 _H	See Family Spec

Asynchronous Serial Interface (ASCLIN)

Table 243 Register Overview - ASCLIN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
ASCLIN2_IOCRR	Input and Output Control Register	004 _H	See Family Spec
ASCLIN3_IOCRR	Input and Output Control Register	004 _H	See Family Spec
ASCLIN4_IOCRR	Input and Output Control Register	004 _H	See Family Spec
ASCLIN5_IOCRR	Input and Output Control Register	004 _H	See Family Spec
ASCLIN0_ID	Module Identification Register	008 _H	See Family Spec
ASCLIN1_ID	Module Identification Register	008 _H	See Family Spec
ASCLIN2_ID	Module Identification Register	008 _H	See Family Spec
ASCLIN3_ID	Module Identification Register	008 _H	See Family Spec
ASCLIN4_ID	Module Identification Register	008 _H	See Family Spec
ASCLIN5_ID	Module Identification Register	008 _H	See Family Spec
ASCLIN0_TXFIFOCON	TX FIFO Configuration Register	00C _H	See Family Spec
ASCLIN1_TXFIFOCON	TX FIFO Configuration Register	00C _H	See Family Spec
ASCLIN2_TXFIFOCON	TX FIFO Configuration Register	00C _H	See Family Spec
ASCLIN3_TXFIFOCON	TX FIFO Configuration Register	00C _H	See Family Spec

Asynchronous Serial Interface (ASCLIN)

Table 243 Register Overview - ASCLIN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
ASCLIN4_TXFIFOCON	TX FIFO Configuration Register	00C _H	See Family Spec
ASCLIN5_TXFIFOCON	TX FIFO Configuration Register	00C _H	See Family Spec
ASCLIN0_RXFIFOCON	RX FIFO Configuration Register	010 _H	See Family Spec
ASCLIN1_RXFIFOCON	RX FIFO Configuration Register	010 _H	See Family Spec
ASCLIN2_RXFIFOCON	RX FIFO Configuration Register	010 _H	See Family Spec
ASCLIN3_RXFIFOCON	RX FIFO Configuration Register	010 _H	See Family Spec
ASCLIN4_RXFIFOCON	RX FIFO Configuration Register	010 _H	See Family Spec
ASCLIN5_RXFIFOCON	RX FIFO Configuration Register	010 _H	See Family Spec
ASCLIN0_BITCON	Bit Configuration Register	014 _H	See Family Spec
ASCLIN1_BITCON	Bit Configuration Register	014 _H	See Family Spec
ASCLIN2_BITCON	Bit Configuration Register	014 _H	See Family Spec
ASCLIN3_BITCON	Bit Configuration Register	014 _H	See Family Spec
ASCLIN4_BITCON	Bit Configuration Register	014 _H	See Family Spec
ASCLIN5_BITCON	Bit Configuration Register	014 _H	See Family Spec

Asynchronous Serial Interface (ASCLIN)

Table 243 Register Overview - ASCLIN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
ASCLIN0_FRAMECON	Frame Control Register	018 _H	See Family Spec
ASCLIN1_FRAMECON	Frame Control Register	018 _H	See Family Spec
ASCLIN2_FRAMECON	Frame Control Register	018 _H	See Family Spec
ASCLIN3_FRAMECON	Frame Control Register	018 _H	See Family Spec
ASCLIN4_FRAMECON	Frame Control Register	018 _H	See Family Spec
ASCLIN5_FRAMECON	Frame Control Register	018 _H	See Family Spec
ASCLIN0_DATCON	Data Configuration Register	01C _H	See Family Spec
ASCLIN1_DATCON	Data Configuration Register	01C _H	See Family Spec
ASCLIN2_DATCON	Data Configuration Register	01C _H	See Family Spec
ASCLIN3_DATCON	Data Configuration Register	01C _H	See Family Spec
ASCLIN4_DATCON	Data Configuration Register	01C _H	See Family Spec
ASCLIN5_DATCON	Data Configuration Register	01C _H	See Family Spec
ASCLIN0_BRG	Baud Rate Generation Register	020 _H	See Family Spec
ASCLIN1_BRG	Baud Rate Generation Register	020 _H	See Family Spec

Asynchronous Serial Interface (ASCLIN)

Table 243 Register Overview - ASCLIN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
ASCLIN2_BRG	Baud Rate Generation Register	020 _H	See Family Spec
ASCLIN3_BRG	Baud Rate Generation Register	020 _H	See Family Spec
ASCLIN4_BRG	Baud Rate Generation Register	020 _H	See Family Spec
ASCLIN5_BRG	Baud Rate Generation Register	020 _H	See Family Spec
ASCLIN0_BRD	Baud Rate Detection Register	024 _H	See Family Spec
ASCLIN1_BRD	Baud Rate Detection Register	024 _H	See Family Spec
ASCLIN2_BRD	Baud Rate Detection Register	024 _H	See Family Spec
ASCLIN3_BRD	Baud Rate Detection Register	024 _H	See Family Spec
ASCLIN4_BRD	Baud Rate Detection Register	024 _H	See Family Spec
ASCLIN5_BRD	Baud Rate Detection Register	024 _H	See Family Spec
ASCLIN0_LINCON	LIN Control Register	028 _H	See Family Spec
ASCLIN1_LINCON	LIN Control Register	028 _H	See Family Spec
ASCLIN2_LINCON	LIN Control Register	028 _H	See Family Spec
ASCLIN3_LINCON	LIN Control Register	028 _H	See Family Spec

Asynchronous Serial Interface (ASCLIN)

Table 243 Register Overview - ASCLIN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
ASCLIN4_LINCON	LIN Control Register	028 _H	See Family Spec
ASCLIN5_LINCON	LIN Control Register	028 _H	See Family Spec
ASCLIN0_LINBTIMER	LIN Break Timer Register	02C _H	See Family Spec
ASCLIN1_LINBTIMER	LIN Break Timer Register	02C _H	See Family Spec
ASCLIN2_LINBTIMER	LIN Break Timer Register	02C _H	See Family Spec
ASCLIN3_LINBTIMER	LIN Break Timer Register	02C _H	See Family Spec
ASCLIN4_LINBTIMER	LIN Break Timer Register	02C _H	See Family Spec
ASCLIN5_LINBTIMER	LIN Break Timer Register	02C _H	See Family Spec
ASCLIN0_LINHTIMER	LIN Header Timer Register	030 _H	See Family Spec
ASCLIN1_LINHTIMER	LIN Header Timer Register	030 _H	See Family Spec
ASCLIN2_LINHTIMER	LIN Header Timer Register	030 _H	See Family Spec
ASCLIN3_LINHTIMER	LIN Header Timer Register	030 _H	See Family Spec
ASCLIN4_LINHTIMER	LIN Header Timer Register	030 _H	See Family Spec
ASCLIN5_LINHTIMER	LIN Header Timer Register	030 _H	See Family Spec

Asynchronous Serial Interface (ASCLIN)

Table 243 Register Overview - ASCLIN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
ASCLIN0_FLAGS	Flags Register	034 _H	See Family Spec
ASCLIN1_FLAGS	Flags Register	034 _H	See Family Spec
ASCLIN2_FLAGS	Flags Register	034 _H	See Family Spec
ASCLIN3_FLAGS	Flags Register	034 _H	See Family Spec
ASCLIN4_FLAGS	Flags Register	034 _H	See Family Spec
ASCLIN5_FLAGS	Flags Register	034 _H	See Family Spec
ASCLIN0_FLAGSSET	Flags Set Register	038 _H	See Family Spec
ASCLIN1_FLAGSSET	Flags Set Register	038 _H	See Family Spec
ASCLIN2_FLAGSSET	Flags Set Register	038 _H	See Family Spec
ASCLIN3_FLAGSSET	Flags Set Register	038 _H	See Family Spec
ASCLIN4_FLAGSSET	Flags Set Register	038 _H	See Family Spec
ASCLIN5_FLAGSSET	Flags Set Register	038 _H	See Family Spec
ASCLIN0_FLAGSCLEAR	Flags Clear Register	03C _H	See Family Spec
ASCLIN1_FLAGSCLEAR	Flags Clear Register	03C _H	See Family Spec

Asynchronous Serial Interface (ASCLIN)

Table 243 Register Overview - ASCLIN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
ASCLIN2_FLAGSCLEAR	Flags Clear Register	03C _H	See Family Spec
ASCLIN3_FLAGSCLEAR	Flags Clear Register	03C _H	See Family Spec
ASCLIN4_FLAGSCLEAR	Flags Clear Register	03C _H	See Family Spec
ASCLIN5_FLAGSCLEAR	Flags Clear Register	03C _H	See Family Spec
ASCLIN0_FLAGSENABLE	Flags Enable Register	040 _H	See Family Spec
ASCLIN1_FLAGSENABLE	Flags Enable Register	040 _H	See Family Spec
ASCLIN2_FLAGSENABLE	Flags Enable Register	040 _H	See Family Spec
ASCLIN3_FLAGSENABLE	Flags Enable Register	040 _H	See Family Spec
ASCLIN4_FLAGSENABLE	Flags Enable Register	040 _H	See Family Spec
ASCLIN5_FLAGSENABLE	Flags Enable Register	040 _H	See Family Spec
ASCLIN0_TXDATA	Transmit Data Register	044 _H	See Family Spec
ASCLIN1_TXDATA	Transmit Data Register	044 _H	See Family Spec
ASCLIN2_TXDATA	Transmit Data Register	044 _H	See Family Spec
ASCLIN3_TXDATA	Transmit Data Register	044 _H	See Family Spec

Asynchronous Serial Interface (ASCLIN)

Table 243 Register Overview - ASCLIN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
ASCLIN4_TXDATA	Transmit Data Register	044 _H	See Family Spec
ASCLIN5_TXDATA	Transmit Data Register	044 _H	See Family Spec
ASCLIN0_RXDATA	Receive Data Register	048 _H	See Family Spec
ASCLIN1_RXDATA	Receive Data Register	048 _H	See Family Spec
ASCLIN2_RXDATA	Receive Data Register	048 _H	See Family Spec
ASCLIN3_RXDATA	Receive Data Register	048 _H	See Family Spec
ASCLIN4_RXDATA	Receive Data Register	048 _H	See Family Spec
ASCLIN5_RXDATA	Receive Data Register	048 _H	See Family Spec
ASCLIN0_CSR	Clock Selection Register	04C _H	See Family Spec
ASCLIN1_CSR	Clock Selection Register	04C _H	See Family Spec
ASCLIN2_CSR	Clock Selection Register	04C _H	See Family Spec
ASCLIN3_CSR	Clock Selection Register	04C _H	See Family Spec
ASCLIN4_CSR	Clock Selection Register	04C _H	See Family Spec
ASCLIN5_CSR	Clock Selection Register	04C _H	See Family Spec

Asynchronous Serial Interface (ASCLIN)

Table 243 Register Overview - ASCLIN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
ASCLIN0_RXDATAD	Receive Data Debug Register	050 _H	See Family Spec
ASCLIN1_RXDATAD	Receive Data Debug Register	050 _H	See Family Spec
ASCLIN2_RXDATAD	Receive Data Debug Register	050 _H	See Family Spec
ASCLIN3_RXDATAD	Receive Data Debug Register	050 _H	See Family Spec
ASCLIN4_RXDATAD	Receive Data Debug Register	050 _H	See Family Spec
ASCLIN5_RXDATAD	Receive Data Debug Register	050 _H	See Family Spec
ASCLIN0_OCS	OCDS Control and Status	0E8 _H	See Family Spec
ASCLIN1_OCS	OCDS Control and Status	0E8 _H	See Family Spec
ASCLIN2_OCS	OCDS Control and Status	0E8 _H	See Family Spec
ASCLIN3_OCS	OCDS Control and Status	0E8 _H	See Family Spec
ASCLIN4_OCS	OCDS Control and Status	0E8 _H	See Family Spec
ASCLIN5_OCS	OCDS Control and Status	0E8 _H	See Family Spec
ASCLIN0_KRSTCLR	Kernel Reset Status Clear Register	0EC _H	See Family Spec
ASCLIN1_KRSTCLR	Kernel Reset Status Clear Register	0EC _H	See Family Spec

Asynchronous Serial Interface (ASCLIN)

Table 243 Register Overview - ASCLIN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
ASCLIN2_KRSTCLR	Kernel Reset Status Clear Register	0EC _H	See Family Spec
ASCLIN3_KRSTCLR	Kernel Reset Status Clear Register	0EC _H	See Family Spec
ASCLIN4_KRSTCLR	Kernel Reset Status Clear Register	0EC _H	See Family Spec
ASCLIN5_KRSTCLR	Kernel Reset Status Clear Register	0EC _H	See Family Spec
ASCLIN0_KRST1	Kernel Reset Register 1	0F0 _H	See Family Spec
ASCLIN1_KRST1	Kernel Reset Register 1	0F0 _H	See Family Spec
ASCLIN2_KRST1	Kernel Reset Register 1	0F0 _H	See Family Spec
ASCLIN3_KRST1	Kernel Reset Register 1	0F0 _H	See Family Spec
ASCLIN4_KRST1	Kernel Reset Register 1	0F0 _H	See Family Spec
ASCLIN5_KRST1	Kernel Reset Register 1	0F0 _H	See Family Spec
ASCLIN0_KRST0	Kernel Reset Register 0	0F4 _H	See Family Spec
ASCLIN1_KRST0	Kernel Reset Register 0	0F4 _H	See Family Spec
ASCLIN2_KRST0	Kernel Reset Register 0	0F4 _H	See Family Spec
ASCLIN3_KRST0	Kernel Reset Register 0	0F4 _H	See Family Spec

Asynchronous Serial Interface (ASCLIN)

Table 243 Register Overview - ASCLIN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
ASCLIN4_KRST0	Kernel Reset Register 0	0F4 _H	See Family Spec
ASCLIN5_KRST0	Kernel Reset Register 0	0F4 _H	See Family Spec
ASCLIN0_ACCEN1	Access Enable Register 1	0F8 _H	See Family Spec
ASCLIN1_ACCEN1	Access Enable Register 1	0F8 _H	See Family Spec
ASCLIN2_ACCEN1	Access Enable Register 1	0F8 _H	See Family Spec
ASCLIN3_ACCEN1	Access Enable Register 1	0F8 _H	See Family Spec
ASCLIN4_ACCEN1	Access Enable Register 1	0F8 _H	See Family Spec
ASCLIN5_ACCEN1	Access Enable Register 1	0F8 _H	See Family Spec
ASCLIN0_ACCEN0	Access Enable Register 0	0FC _H	See Family Spec
ASCLIN1_ACCEN0	Access Enable Register 0	0FC _H	See Family Spec
ASCLIN2_ACCEN0	Access Enable Register 0	0FC _H	See Family Spec
ASCLIN3_ACCEN0	Access Enable Register 0	0FC _H	See Family Spec
ASCLIN4_ACCEN0	Access Enable Register 0	0FC _H	See Family Spec
ASCLIN5_ACCEN0	Access Enable Register 0	0FC _H	See Family Spec

Asynchronous Serial Interface (ASCLIN)

34.3 TC33xEXT Specific Registers

No deviations from the Family Spec

34.4 Connectivity

Table 244 Connections of ASCLIN0

Interface Signals	connects		Description
ASCLIN0:ACTSA	from	P14.9:IN	Clear to send input
ASCLIN0:ACTSD	from	ASCLIN0:ARTS	Clear to send input
ASCLIN0:ARTS	to	P14.7:ALT(2)	Ready to send output
		ASCLIN0:ACTSD	
ASCLIN0:ARXA	from	P14.1:IN	Receive input
ASCLIN0:ARXB	from	P15.3:IN	Receive input
ASCLIN0:ARXD	from	P33.10:IN	Receive input
ASCLIN0:ASCLK	to	P14.0:ALT(6)	Shift clock output
		P15.2:ALT(6)	
ASCLIN0:ATX	to	P14.0:ALT(2)	Transmit output
		P14.1:ALT(2)	
		P15.2:ALT(2)	
		P15.3:ALT(2)	
		P33.9:ALT(6)	
ASCLIN0:sleep_n	from	SCU:scu_syst_sleep_n	Negative turn-off request
ASCLIN0:TX_INT	to	INT:asclin0.TX_INT	ASCLIN Transmit Service Request
ASCLIN0:RX_INT	to	INT:asclin0.RX_INT	ASCLIN Receive Service Request
ASCLIN0:ERR_INT	to	INT:asclin0.ERR_INT	ASCLIN Error Service Request

Table 245 Connections of ASCLIN1

Interface Signals	connects		Description
ASCLIN1:ACTSA	from	P20.7:IN	Clear to send input
ASCLIN1:ACTSB	from	P32.4:IN	Clear to send input
ASCLIN1:ACTSD	from	ASCLIN1:ARTS	Clear to send input
ASCLIN1:ARTS	to	P20.6:ALT(2)	Ready to send output
		P23.1:ALT(2)	
		ASCLIN1:ACTSD	
ASCLIN1:ARXA	from	P15.1:IN	Receive input
ASCLIN1:ARXB	from	P15.5:IN	Receive input
ASCLIN1:ARXC	from	P20.9:IN	Receive input
ASCLIN1:ARXD	from	P14.8:IN	Receive input
ASCLIN1:ARXE	from	P11.10:IN	Receive input

Asynchronous Serial Interface (ASCLIN)

Table 245 Connections of ASCLIN1 (cont'd)

Interface Signals	connects		Description
ASCLIN1:ARXF	from	P33.13:IN	Receive input
ASCLIN1:ARXG	from	P02.3:IN	Receive input
ASCLIN1:ASCLK	to	P15.0:ALT(6)	Shift clock output
		P20.10:ALT(6)	
		P33.11:ALT(2)	
		P33.12:ALT(4)	
ASCLIN1:ASLSO	to	P14.3:ALT(4)	Slave select signal output
		P20.8:ALT(2)	
		P33.10:ALT(4)	
ASCLIN1:ATX	to	P02.2:ALT(2)	Transmit output
		P11.12:ALT(2)	
		P14.10:ALT(4)	
		P15.0:ALT(2)	
		P15.1:ALT(2)	
		P15.4:ALT(2)	
		P15.5:ALT(2)	
		P20.10:ALT(2)	
		P33.12:ALT(2)	
		P33.13:ALT(2)	
ASCLIN1:sleep_n	from	SCU:scu_syst_sleep_n	Negative turn-off request
ASCLIN1:TX_INT	to	INT:asclin1.TX_INT	ASCLIN Transmit Service Request
ASCLIN1:RX_INT	to	INT:asclin1.RX_INT	ASCLIN Receive Service Request
ASCLIN1:ERR_INT	to	INT:asclin1.ERR_INT	ASCLIN Error Service Request

Table 246 Connections of ASCLIN2

Interface Signals	connects		Description
ASCLIN2:ACTSA	from	P10.7:IN	Clear to send input
ASCLIN2:ACTSB	from	P33.5:IN	Clear to send input
ASCLIN2:ACTSD	from	ASCLIN2:ARTS	Clear to send input
ASCLIN2:ARTS	to	P10.8:ALT(2)	Ready to send output
		P33.4:ALT(2)	
		ASCLIN2:ACTSD	
ASCLIN2:ARXA	from	P14.3:IN	Receive input
ASCLIN2:ARXB	from	P02.1:IN	Receive input
ASCLIN2:ARXD	from	P10.6:IN	Receive input
ASCLIN2:ARXE	from	P33.8:IN	Receive input
ASCLIN2:ARXG	from	P02.0:IN	Receive input

Asynchronous Serial Interface (ASCLIN)

Table 246 Connections of ASCLIN2 (cont'd)

Interface Signals	connects		Description
ASCLIN2:ASCLK	to	P02.4:ALT(2)	Shift clock output
		P10.6:ALT(2)	
		P14.2:ALT(6)	
		P33.7:ALT(2)	
		P33.9:ALT(4)	
ASCLIN2:ASLSO	to	P02.3:ALT(2)	Slave select signal output
		P10.5:ALT(6)	
		P33.6:ALT(2)	
ASCLIN2:ATX	to	P02.0:ALT(2)	Transmit output
		P10.5:ALT(2)	
		P14.2:ALT(2)	
		P14.3:ALT(2)	
		P33.8:ALT(2)	
		P33.9:ALT(2)	
ASCLIN2:sleep_n	from	SCU:scu_syst_sleep_n	Negative turn-off request
ASCLIN2:TX_INT	to	INT:asclin2.TX_INT	ASCLIN Transmit Service Request
ASCLIN2:RX_INT	to	INT:asclin2.RX_INT	ASCLIN Receive Service Request
ASCLIN2:ERR_INT	to	INT:asclin2.ERR_INT	ASCLIN Error Service Request

Table 247 Connections of ASCLIN3

Interface Signals	connects		Description
ASCLIN3:ACTSA	from	P00.12:IN	Clear to send input
ASCLIN3:ACTSD	from	ASCLIN3:ARTS	Clear to send input
ASCLIN3:ARTS	to	P00.9:ALT(3)	Ready to send output
		ASCLIN3:ACTSD	
ASCLIN3:ARXA	from	P15.7:IN	Receive input
ASCLIN3:ARXB	from	P11.0:IN	Receive input
ASCLIN3:ARXC	from	P20.3:IN	Receive input
ASCLIN3:ARXE	from	P00.1:IN	Receive input
ASCLIN3:ARXF	from	P21.6:IN	Receive input

Asynchronous Serial Interface (ASCLIN)

Table 247 Connections of ASCLIN3 (cont'd)

Interface Signals	connects		Description
ASCLIN3:ASCLK	to	P00.0:ALT(2)	Shift clock output
		P00.2:ALT(2)	
		P11.1:ALT(2)	
		P11.4:ALT(2)	
		P15.6:ALT(6)	
		P15.8:ALT(6)	
		P20.0:ALT(3)	
		P21.5:ALT(2)	
		P21.7:ALT(3)	
		P33.2:ALT(2)	
ASCLIN3:ASLSO	to	P00.3:ALT(2)	Slave select signal output
		P12.1:ALT(2)	
		P14.3:ALT(5)	
		P21.2:ALT(2)	
		P21.6:ALT(2)	
		P33.1:ALT(2)	
ASCLIN3:ATX	to	P00.0:ALT(3)	Transmit output
		P00.1:ALT(2)	
		P11.0:ALT(2)	
		P11.1:ALT(3)	
		P15.6:ALT(2)	
		P15.7:ALT(2)	
		P20.0:ALT(2)	
		P20.3:ALT(2)	
		P21.7:ALT(2)	
ASCLIN3:sleep_n	from	SCU:scu_syst_sleep_n	Negative turn-off request
ASCLIN3:TX_INT	to	INT:ascln3.TX_INT	ASCLIN Transmit Service Request
ASCLIN3:RX_INT	to	INT:ascln3.RX_INT	ASCLIN Receive Service Request
ASCLIN3:ERR_INT	to	INT:ascln3.ERR_INT	ASCLIN Error Service Request

Table 248 Connections of ASCLIN4

Interface Signals	connects		Description
ASCLIN4:ACTSD	from	ASCLIN4:ARTS	Clear to send input
ASCLIN4:ARTS	to	ASCLIN4:ACTSD	Ready to send output
ASCLIN4:ARXA	from	P00.12:IN	Receive input
ASCLIN4:ARXB	from	P34.2:IN	Receive input
ASCLIN4:ASCLK	to	P34.3:ALT(2)	Shift clock output
ASCLIN4:ASLSO	to	P22.4:ALT(2)	Slave select signal output

Asynchronous Serial Interface (ASCLIN)

Table 248 Connections of ASCLIN4 (cont'd)

Interface Signals	connects		Description
ASCLIN4:ATX	to	P00.9:ALT(5)	Transmit output
		P22.5:ALT(2)	
		P34.1:ALT(2)	
ASCLIN4:sleep_n	from	SCU:scu_syst_sleep_n	Negative turn-off request
ASCLIN4:TX_INT	to	INT:ascln4.TX_INT	ASCLIN Transmit Service Request
ASCLIN4:RX_INT	to	INT:ascln4.RX_INT	ASCLIN Receive Service Request
ASCLIN4:ERR_INT	to	INT:ascln4.ERR_INT	ASCLIN Error Service Request

Table 249 Connections of ASCLIN5

Interface Signals	connects		Description
ASCLIN5:ACTSD	from	ASCLIN5:ARTS	Clear to send input
ASCLIN5:ARTS	to	ASCLIN5:ACTSD	Ready to send output
ASCLIN5:ARXA	from	P00.6:IN	Receive input
ASCLIN5:ARXB	from	P33.4:IN	Receive input
ASCLIN5:ARXC	from	P22.3:IN	Receive input
ASCLIN5:ASCLK	to	P33.3:ALT(2)	Shift clock output
ASCLIN5:ASLSO	to	P14.8:ALT(2)	Slave select signal output
		P33.5:ALT(7)	
ASCLIN5:ATX	to	P00.7:ALT(2)	Transmit output
		P22.2:ALT(2)	
		P33.0:ALT(2)	
ASCLIN5:sleep_n	from	SCU:scu_syst_sleep_n	Negative turn-off request
ASCLIN5:TX_INT	to	INT:ascln5.TX_INT	ASCLIN Transmit Service Request
ASCLIN5:RX_INT	to	INT:ascln5.RX_INT	ASCLIN Receive Service Request
ASCLIN5:ERR_INT	to	INT:ascln5.ERR_INT	ASCLIN Error Service Request

34.5 Revision History

Table 250 Revision History

Reference	Change to Previous Version	Comment
V3.2.6		
–	Initial version for TC33x.	
V3.2.7		
–	No functional changes.	
V3.2.8		
–	No functional changes.	

Queued Synchronous Peripheral Interface (QSPI)**35 Queued Synchronous Peripheral Interface (QSPI)****35.1 TC33xEXT Specific IP Configuration****Table 251 TC33xEXT specific configuration of QSPI**

Parameter	QSPI0	QSPI1	QSPI2	QSPI3
QSPI module has HSIC			X	X

Queued Synchronous Peripheral Interface (QSPI)

35.2 TC33xEXT Specific Register Set

Register Address Space Table

Table 252 Register Address Space - QSPI

Module	Base Address	End Address	Note
QSPI0	F0001C00 _H	F0001CFF _H	Register block QSPI0
QSPI1	F0001D00 _H	F0001DFF _H	Register block QSPI1
QSPI2	F0001E00 _H	F0001EFF _H	Register block QSPI2
QSPI3	F0001F00 _H	F0001FFF _H	Register block QSPI3

Register Overview Tables of QSPI

Table 253 Register Overview - QSPI0 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
QSPI0_CLC	Clock Control Register	000 _H	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI0_PISEL	Port Input Select Register	004 _H	U,SV	SV,P	Application Reset	10
QSPI0_ID	Module Identification Register	008 _H	U,SV	BE	Application Reset	See Family Spec
QSPI0_GLOBALC ON	Global Configuration Register	010 _H	U,SV	SV,P	Application Reset	See Family Spec
QSPI0_GLOBALC ON1	Global Configuration Register 1	014 _H	U,SV	SV,P	Application Reset	See Family Spec
QSPI0_BACON	Basic Configuration Register	018 _H	U,SV	BE	Application Reset	See Family Spec
QSPI0_ECONz (z=0-7)	Configuration Extension z	020 _H +z*4	U,SV	SV,P	Application Reset	See Family Spec
QSPI0_STATUS	Status Register	040 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI0_STATUS1	Status Register 1	044 _H	U,SV	U,SV,P	Application Reset	See Family Spec

Queued Synchronous Peripheral Interface (QSPI)

Table 253 Register Overview - QSPI0 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
QSPI0_SSOC	Slave Select Output Control Register	048 _H	U,SV	SV,P	Application Reset	See Family Spec
QSPI0_FLAGSCLEAR	Flags Clear Register	054 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI0_XXLCON	Extra Large Data Configuration Register	058 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI0_MIXENTRY	MIX_ENTRY Register	05C _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI0_BACONENTRY	BACON_ENTRY Register	060 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI0_DATAENTRYx (x=0-7)	DATA_ENTRY Register x	064 _H +x*4	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI0_RXEXIT	RX_EXIT Register	090 _H	U,SV	BE	Application Reset	See Family Spec
QSPI0_RXEXITD	RX_EXIT Debug Register	094 _H	U,SV	BE	Application Reset	See Family Spec
QSPI0_MC	Move Counter Register	0A4 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI0_MCCON	Move Counter control Register	0A8 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI0_OCS	OCDS Control and Status	0E8 _H	U,SV	SV,P	Debug Reset	See Family Spec
QSPI0_KRSTCLR	Kernel Reset Status Clear Register	0EC _H	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI0_KRST1	Kernel Reset Register 1	0F0 _H	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI0_KRST0	Kernel Reset Register 0	0F4 _H	U,SV	SV,E,P	Application Reset	See Family Spec

Queued Synchronous Peripheral Interface (QSPI)

Table 253 Register Overview - QSPI0 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
QSPI0_ACCEN1	Access Enable Register 1	0F8 _H	U,SV	SV,SE	Application Reset	See Family Spec
QSPI0_ACCEN0	Access Enable Register 0	0FC _H	U,SV	SV,SE	Application Reset	See Family Spec

Table 254 Register Overview - QSPI1 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
QSPI1_CLC	Clock Control Register	000 _H	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI1_PISEL	Port Input Select Register	004 _H	U,SV	SV,P	Application Reset	11
QSPI1_ID	Module Identification Register	008 _H	U,SV	BE	Application Reset	See Family Spec
QSPI1_GLOBALCON	Global Configuration Register	010 _H	U,SV	SV,P	Application Reset	See Family Spec
QSPI1_GLOBALCON1	Global Configuration Register 1	014 _H	U,SV	SV,P	Application Reset	See Family Spec
QSPI1_BACON	Basic Configuration Register	018 _H	U,SV	BE	Application Reset	See Family Spec
QSPI1_ECONz (z=0-7)	Configuration Extension z	020 _H +z*4	U,SV	SV,P	Application Reset	See Family Spec
QSPI1_STATUS	Status Register	040 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI1_STATUS1	Status Register 1	044 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI1_SSOC	Slave Select Output Control Register	048 _H	U,SV	SV,P	Application Reset	See Family Spec
QSPI1_FLAGSCLEAR	Flags Clear Register	054 _H	U,SV	U,SV,P	Application Reset	See Family Spec

Queued Synchronous Peripheral Interface (QSPI)

Table 254 Register Overview - QSPI1 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
QSPI1_XXLCON	Extra Large Data Configuration Register	058 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI1_MIXENTRY	MIX_ENTRY Register	05C _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI1_BACONENTRY	BACON_ENTRY Register	060 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI1_DATAENTRYx (x=0-7)	DATA_ENTRY Register x	064 _H +x*4	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI1_RXEXIT	RX_EXIT Register	090 _H	U,SV	BE	Application Reset	See Family Spec
QSPI1_RXEXITD	RX_EXIT Debug Register	094 _H	U,SV	BE	Application Reset	See Family Spec
QSPI1_MC	Move Counter Register	0A4 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI1_MCCON	Move Counter control Register	0A8 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI1_OCS	OCDS Control and Status	0E8 _H	U,SV	SV,P	Debug Reset	See Family Spec
QSPI1_KRSTCLR	Kernel Reset Status Clear Register	0EC _H	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI1_KRST1	Kernel Reset Register 1	0F0 _H	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI1_KRST0	Kernel Reset Register 0	0F4 _H	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI1_ACCEN1	Access Enable Register 1	0F8 _H	U,SV	SV,SE	Application Reset	See Family Spec
QSPI1_ACCEN0	Access Enable Register 0	0FC _H	U,SV	SV,SE	Application Reset	See Family Spec

Queued Synchronous Peripheral Interface (QSPI)

Table 255 Register Overview - QSPI2 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
QSPI2_CLC	Clock Control Register	000 _H	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI2_PISEL	Port Input Select Register	004 _H	U,SV	SV,P	Application Reset	12
QSPI2_ID	Module Identification Register	008 _H	U,SV	BE	Application Reset	See Family Spec
QSPI2_GLOBALCON	Global Configuration Register	010 _H	U,SV	SV,P	Application Reset	See Family Spec
QSPI2_GLOBALCON1	Global Configuration Register 1	014 _H	U,SV	SV,P	Application Reset	See Family Spec
QSPI2_BACON	Basic Configuration Register	018 _H	U,SV	BE	Application Reset	See Family Spec
QSPI2_ECONz (z=0-7)	Configuration Extension z	020 _H +z*4	U,SV	SV,P	Application Reset	See Family Spec
QSPI2_STATUS	Status Register	040 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI2_STATUS1	Status Register 1	044 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI2_SSOC	Slave Select Output Control Register	048 _H	U,SV	SV,P	Application Reset	See Family Spec
QSPI2_FLAGSCLEAR	Flags Clear Register	054 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI2_XXLCON	Extra Large Data Configuration Register	058 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI2_MIXENTRY	MIX_ENTRY Register	05C _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI2_BACONENTRY	BACON_ENTRY Register	060 _H	U,SV	U,SV,P	Application Reset	See Family Spec

Queued Synchronous Peripheral Interface (QSPI)

Table 255 Register Overview - QSPI2 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
QSPI2_DATAENTRYx (x=0-7)	DATA_ENTRY Register x	064 _H +x*4	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI2_RXEXIT	RX_EXIT Register	090 _H	U,SV	BE	Application Reset	See Family Spec
QSPI2_RXEXITD	RX_EXIT Debug Register	094 _H	U,SV	BE	Application Reset	See Family Spec
QSPI2_CAPCON	Capture Control Register	0A0 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI2_MC	Move Counter Register	0A4 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI2_MCCON	Move Counter control Register	0A8 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI2_OCS	OCDS Control and Status	0E8 _H	U,SV	SV,P	Debug Reset	See Family Spec
QSPI2_KRSTCLR	Kernel Reset Status Clear Register	0EC _H	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI2_KRST1	Kernel Reset Register 1	0F0 _H	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI2_KRST0	Kernel Reset Register 0	0F4 _H	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI2_ACCEN1	Access Enable Register 1	0F8 _H	U,SV	SV,SE	Application Reset	See Family Spec
QSPI2_ACCEN0	Access Enable Register 0	0FC _H	U,SV	SV,SE	Application Reset	See Family Spec

Queued Synchronous Peripheral Interface (QSPI)

Table 256 Register Overview - QSPI3 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
QSPI3_CLC	Clock Control Register	000 _H	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI3_PISEL	Port Input Select Register	004 _H	U,SV	SV,P	Application Reset	13
QSPI3_ID	Module Identification Register	008 _H	U,SV	BE	Application Reset	See Family Spec
QSPI3_GLOBALCON	Global Configuration Register	010 _H	U,SV	SV,P	Application Reset	See Family Spec
QSPI3_GLOBALCON1	Global Configuration Register 1	014 _H	U,SV	SV,P	Application Reset	See Family Spec
QSPI3_BACON	Basic Configuration Register	018 _H	U,SV	BE	Application Reset	See Family Spec
QSPI3_ECONz (z=0-7)	Configuration Extension z	020 _H +z*4	U,SV	SV,P	Application Reset	See Family Spec
QSPI3_STATUS	Status Register	040 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI3_STATUS1	Status Register 1	044 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI3_SSOC	Slave Select Output Control Register	048 _H	U,SV	SV,P	Application Reset	See Family Spec
QSPI3_FLAGSCLEAR	Flags Clear Register	054 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI3_XXLCON	Extra Large Data Configuration Register	058 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI3_MIXENTRY	MIX_ENTRY Register	05C _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI3_BACONENTRY	BACON_ENTRY Register	060 _H	U,SV	U,SV,P	Application Reset	See Family Spec

Queued Synchronous Peripheral Interface (QSPI)

Table 256 Register Overview - QSPI3 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
QSPI3_DATAENTRYx (x=0-7)	DATA_ENTRY Register x	064 _H +x*4	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI3_RXEXIT	RX_EXIT Register	090 _H	U,SV	BE	Application Reset	See Family Spec
QSPI3_RXEXITD	RX_EXIT Debug Register	094 _H	U,SV	BE	Application Reset	See Family Spec
QSPI3_CAPCON	Capture Control Register	0A0 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI3_MC	Move Counter Register	0A4 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI3_MCCON	Move Counter control Register	0A8 _H	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI3_OCS	OCDS Control and Status	0E8 _H	U,SV	SV,P	Debug Reset	See Family Spec
QSPI3_KRSTCLR	Kernel Reset Status Clear Register	0EC _H	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI3_KRST1	Kernel Reset Register 1	0F0 _H	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI3_KRST0	Kernel Reset Register 0	0F4 _H	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI3_ACCEN1	Access Enable Register 1	0F8 _H	U,SV	SV,SE	Application Reset	See Family Spec
QSPI3_ACCEN0	Access Enable Register 0	0FC _H	U,SV	SV,SE	Application Reset	See Family Spec

Queued Synchronous Peripheral Interface (QSPI)

35.3 TC33xEXT Specific Registers

35.3.1 Register block QSPI

Port Input Select Register

The PISEL register controls the input signal selection of the SSC module.

QSPI0_PISEL

Port Input Select Register

(004_H)

Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	SLSIS			0	SCIS			0	SRIS			0	MRIS		
r	rw			r	rw			r	rw			r	rw		

Field	Bits	Type	Description
MRIS	2:0	rw	Master Mode Receive Input Select MRIS selects one out of eight MRST receive input lines, used in Master Mode. Note that not all inputs are used in every device of the family. Selecting an unused input returns a continuous low value. The following signal sources are available in this product (if supported by the package!) 000 _B P20.12_IN ,
SRIS	6:4	rw	Slave Mode Receive Input Select SRIS selects one out of eight MTSR receive input lines, used in Slave Mode. Note that not all inputs are used in every device of the family. Selecting an unused input returns a continuous low value. The following signal sources are available in this product (if supported by the package!) 000 _B P20.14_IN , 010 _B P22.5_IN ,
SCIS	10:8	rw	Slave Mode Clock Input Select SCIS selects one out of eight module kernel SCLK input lines that is used as clock input line in slave mode. Note that not all inputs are used in every device of the family. Selecting an unused input returns a continuous low value. The following signal sources are available in this product (if supported by the package!) 000 _B P20.11_IN ,

Queued Synchronous Peripheral Interface (QSPI)

Field	Bits	Type	Description
SLSIS	14:12	rw	Slave Mode Slave Select Input Selection The SLSIS must be programmed properly before the slave mode is set with GLOBALCON.MODE and the module is set to RUN mode. The following signal sources are available in this product (if supported by the package!) 000 _B no input 001 _B P20.13_IN , 010 _B P20.9_IN ,
0	3, 7, 11, 31:15	r	Reserved Read as 0; should be written with 0.

QSPI1_PISEL

Port Input Select Register

(004_H)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
							r								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0		SLSIS		0		SCIS		0		SRIS		0		MRIS	
r		rw		r		rw		r		rw		r		rw	

Field	Bits	Type	Description
MRIS	2:0	rw	Master Mode Receive Input Select MRIS selects one out of eight MRST receive input lines, used in Master Mode. Note that not all inputs are used in every device of the family. Selecting an unused input returns a continuous low value. The following signal sources are available in this product (if supported by the package!) 000 _B P10.1_IN , 001 _B P11.3_IN ,
SRIS	6:4	rw	Slave Mode Receive Input Select SRIS selects one out of eight MTSR receive input lines, used in Slave Mode. Note that not all inputs are used in every device of the family. Selecting an unused input returns a continuous low value. The following signal sources are available in this product (if supported by the package!) 000 _B P10.3_IN , 001 _B P11.9_IN , 010 _B P10.4_IN ,

Queued Synchronous Peripheral Interface (QSPI)

Field	Bits	Type	Description
SCIS	10:8	rw	Slave Mode Clock Input Select SCIS selects one out of eight module kernel SCLK input lines that is used as clock input line in slave mode. Note that not all inputs are used in every device of the family. Selecting an unused input returns a continuous low value. The following signal sources are available in this product (if supported by the package!) 000 _B P10.2_IN , 001 _B P11.6_IN ,
SLSIS	14:12	rw	Slave Mode Slave Select Input Selection The SLSIS must be programmed properly before the slave mode is set with GLOBALCON.MODE and the module is set to RUN mode. The following signal sources are available in this product (if supported by the package!) 000 _B no input 001 _B P11.10_IN ,
0	3, 7, 11, 31:15	r	Reserved Read as 0; should be written with 0.

QSPI2_PISEL

Port Input Select Register

(004_H)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
							r								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0		SLSIS		0		SCIS		0		SRIS		0		MRIS	
r		rw		r		rw		r		rw		r		rw	

Field	Bits	Type	Description
MRIS	2:0	rw	Master Mode Receive Input Select MRIS selects one out of eight MRST receive input lines, used in Master Mode. Note that not all inputs are used in every device of the family. Selecting an unused input returns a continuous low value. The following signal sources are available in this product (if supported by the package!) 000 _B P15.4_IN , 001 _B P15.7_IN , 100 _B P15.2_IN ,

Queued Synchronous Peripheral Interface (QSPI)

Field	Bits	Type	Description
SRIS	6:4	rw	Slave Mode Receive Input Select SRIS selects one out of eight MTSR receive input lines, used in Slave Mode. Note that not all inputs are used in every device of the family. Selecting an unused input returns a continuous low value. The following signal sources are available in this product (if supported by the package!) 000 _B P15.5_IN , 001 _B P15.6_IN ,
SCIS	10:8	rw	Slave Mode Clock Input Select SCIS selects one out of eight module kernel SCLK input lines that is used as clock input line in slave mode. Note that not all inputs are used in every device of the family. Selecting an unused input returns a continuous low value. The following signal sources are available in this product (if supported by the package!) 000 _B P15.3_IN , 001 _B P15.8_IN ,
SLSIS	14:12	rw	Slave Mode Slave Select Input Selection The SLSIS must be programmed properly before the slave mode is set with GLOBALCON.MODE and the module is set to RUN mode. The following signal sources are available in this product (if supported by the package!) 000 _B no input 001 _B P15.2_IN , 010 _B P15.1_IN ,
0	3, 7, 11, 31:15	r	Reserved Read as 0; should be written with 0.

QSPI3_PISEL

Port Input Select Register

(004_H)Application Reset Value: 0000 0000_H

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	SLSIS			0	SCIS			0	SRIS			0	MRIS		
r	rw			r	rw			r	rw			r	rw		

Queued Synchronous Peripheral Interface (QSPI)

Field	Bits	Type	Description
MRIS	2:0	rw	Master Mode Receive Input Select MRIS selects one out of eight MRST receive input lines, used in Master Mode. Note that not all inputs are used in every device of the family. Selecting an unused input returns a continuous low value. The following signal sources are available in this product (if supported by the package!) 000 _B P02.5_IN , 001 _B P10.7_IN ,
SRIS	6:4	rw	Slave Mode Receive Input Select SRIS selects one out of eight MTSR receive input lines, used in Slave Mode. Note that not all inputs are used in every device of the family. Selecting an unused input returns a continuous low value. The following signal sources are available in this product (if supported by the package!) 000 _B P02.6_IN , 001 _B P10.6_IN ,
SCIS	10:8	rw	Slave Mode Clock Input Select SCIS selects one out of eight module kernel SCLK input lines that is used as clock input line in slave mode. Note that not all inputs are used in every device of the family. Selecting an unused input returns a continuous low value. The following signal sources are available in this product (if supported by the package!) 000 _B P02.7_IN , 001 _B P10.8_IN ,
SLSIS	14:12	rw	Slave Mode Slave Select Input Selection The SLSIS must be programmed properly before the slave mode is set with GLOBALCON.MODE and the module is set to RUN mode. The following signal sources are available in this product (if supported by the package!) 000 _B no input 001 _B P02.4_IN ,
0	3, 7, 11, 31:15	r	Reserved Read as 0; should be written with 0.

35.4 Connectivity

The tables below list all the connections of QSPI instances.

Table 257 Connections of QSPI0

Interface Signals	connects		Description
QSPI0:MRST	to	P20.12:ALT(3)	Slave SPI data output
QSPI0:MRSTA	from	P20.12:IN	Master SPI data input

Queued Synchronous Peripheral Interface (QSPI)

Table 257 Connections of QSPI0 (cont'd)

Interface Signals	connects		Description
QSPI0:MTSR	to	P20.12:ALT(4)	Master SPI data output
		P20.14:ALT(3)	
		P22.5:ALT(4)	
QSPI0:MTSRA	from	P20.14:IN	Slave SPI data input
QSPI0:MTSRC	from	P22.5:IN	Slave SPI data input
QSPI0:SCLK	to	P20.11:ALT(3)	Master SPI clock output
		P20.13:ALT(5)	
QSPI0:SCLKA	from	P20.11:IN	Slave SPI clock inputs
QSPI0:SLSIA	from	P20.13:IN	Slave select input
QSPI0:SLSIB	from	P20.9:IN	Slave select input
QSPI0:SLSO(0)	to	P20.8:ALT(3)	Master slave select output
QSPI0:SLSO(1)	to	P20.9:ALT(3)	Master slave select output
QSPI0:SLSO(2)	to	P20.13:ALT(3)	Master slave select output
QSPI0:SLSO(3)	to	P11.10:ALT(3)	Master slave select output
QSPI0:SLSO(4)	to	P11.11:ALT(3)	Master slave select output
QSPI0:SLSO(5)	to	P11.2:ALT(3)	Master slave select output
QSPI0:SLSO(6)	to	P20.10:ALT(3)	Master slave select output
QSPI0:SLSO(7)	to	P33.5:ALT(2)	Master slave select output
QSPI0:SLSO(8)	to	P20.6:ALT(3)	Master slave select output
QSPI0:SLSO(9)	to	P20.3:ALT(3)	Master slave select output
QSPI0:SLSO(12)	to	P22.4:ALT(4)	Master slave select output
QSPI0:SLSO(13)	to	P15.0:ALT(3)	Master slave select output
QSPI0:TX_INT	to	INT:qspi0.TX_INT	QSPI Transmit Service Request
QSPI0:RX_INT	to	INT:qspi0.RX_INT	QSPI Receive Service Request
QSPI0:ERR_INT	to	INT:qspi0.ERR_INT	QSPI Error Service Request
QSPI0:PT_INT	to	INT:qspi0.PT_INT	QSPI Phase Transition Service Request
QSPI0:U_INT	to	INT:qspi0.U_INT	QSPI User Defined Service Request
QSPI0:HC_INT	to	INT:qspi0.HC_INT	QSPI High Speed Capture Service Request

Table 258 Connections of QSPI1

Interface Signals	connects		Description
QSPI1:MRST	to	P10.1:ALT(3)	Slave SPI data output
		P10.6:ALT(6)	
		P11.3:ALT(3)	
QSPI1:MRSTA	from	P10.1:IN	Master SPI data input
QSPI1:MRSTB	from	P11.3:IN	Master SPI data input

Queued Synchronous Peripheral Interface (QSPI)

Table 258 Connections of QSPI1 (cont'd)

Interface Signals	connects		Description
QSPI1:MTSR	to	P10.1:ALT(2)	Master SPI data output
		P10.3:ALT(3)	
		P10.4:ALT(4)	
		P11.9:ALT(3)	
QSPI1:MTSRA	from	P10.3:IN	Slave SPI data input
QSPI1:MTSRB	from	P11.9:IN	Slave SPI data input
QSPI1:MTSRC	from	P10.4:IN	Slave SPI data input
QSPI1:SCLK	to	P10.2:ALT(3)	Master SPI clock output
		P11.6:ALT(3)	
QSPI1:SCLKA	from	P10.2:IN	Slave SPI clock inputs
QSPI1:SCLKB	from	P11.6:IN	Slave SPI clock inputs
QSPI1:SLSIA	from	P11.10:IN	Slave select input
QSPI1:SLSO(0)	to	P20.8:ALT(4)	Master slave select output
QSPI1:SLSO(1)	to	P20.9:ALT(4)	Master slave select output
QSPI1:SLSO(2)	to	P20.13:ALT(4)	Master slave select output
QSPI1:SLSO(3)	to	P11.10:ALT(4)	Master slave select output
QSPI1:SLSO(4)	to	P11.11:ALT(4)	Master slave select output
QSPI1:SLSO(5)	to	P11.2:ALT(4)	Master slave select output
QSPI1:SLSO(6)	to	P33.10:ALT(2)	Master slave select output
QSPI1:SLSO(7)	to	P33.5:ALT(3)	Master slave select output
QSPI1:SLSO(8)	to	P10.4:ALT(3)	Master slave select output
QSPI1:SLSO(9)	to	P10.5:ALT(4)	Master slave select output
QSPI1:SLSO(10)	to	P10.0:ALT(3)	Master slave select output
QSPI1:TX_INT	to	INT:qspi1.TX_INT	QSPI Transmit Service Request
QSPI1:RX_INT	to	INT:qspi1.RX_INT	QSPI Receive Service Request
QSPI1:ERR_INT	to	INT:qspi1.ERR_INT	QSPI Error Service Request
QSPI1:PT_INT	to	INT:qspi1.PT_INT	QSPI Phase Transition Service Request
QSPI1:U_INT	to	INT:qspi1.U_INT	QSPI User Defined Service Request
QSPI1:HC_INT	to	INT:qspi1.HC_INT	QSPI High Speed Capture Service Request

Table 259 Connections of QSPI2

Interface Signals	connects		Description
QSPI2:HSICINA	from	P15.2:IN	Highspeed capture channel
QSPI2:HSICINB	from	P15.3:IN	Highspeed capture channel
QSPI2:MRST	to	P15.4:ALT(3)	Slave SPI data output
		P15.7:ALT(3)	
QSPI2:MRSTA	from	P15.4:IN	Master SPI data input
QSPI2:MRSTB	from	P15.7:IN	Master SPI data input

Queued Synchronous Peripheral Interface (QSPI)

Table 259 Connections of QSPI2 (cont'd)

Interface Signals	connects		Description
QSPI2:MRSTE	from	P15.2:IN	Master SPI data input
QSPI2:MTSR	to	P15.5:ALT(3)	Master SPI data output
		P15.6:ALT(3)	
QSPI2:MTSRA	from	P15.5:IN	Slave SPI data input
QSPI2:MTSRB	from	P15.6:IN	Slave SPI data input
QSPI2:SCLK	to	P15.3:ALT(3)	Master SPI clock output
		P15.6:ALT(5)	
		P15.8:ALT(3)	
		P33.1:ALT(3)	
QSPI2:SCLKA	from	P15.3:IN	Slave SPI clock inputs
QSPI2:SCLKB	from	P15.8:IN	Slave SPI clock inputs
QSPI2:SLSIA	from	P15.2:IN	Slave select input
QSPI2:SLSIB	from	P15.1:IN	Slave select input
QSPI2:SLSO(0)	to	P15.2:ALT(3)	Master slave select output
QSPI2:SLSO(1)	to	P14.2:ALT(3)	Master slave select output
QSPI2:SLSO(2)	to	P14.6:ALT(3)	Master slave select output
QSPI2:SLSO(3)	to	P14.3:ALT(3)	Master slave select output
QSPI2:SLSO(4)	to	P14.7:ALT(3)	Master slave select output
QSPI2:SLSO(5)	to	P15.1:ALT(3)	Master slave select output
QSPI2:SLSO(6)	to	P33.13:ALT(4)	Master slave select output
QSPI2:SLSO(7)	to	P20.10:ALT(4)	Master slave select output
QSPI2:SLSO(8)	to	P20.6:ALT(4)	Master slave select output
QSPI2:SLSO(9)	to	P20.3:ALT(4)	Master slave select output
QSPI2:SLSO(10)	to	P33.2:ALT(3)	Master slave select output
		P34.3:ALT(4)	
QSPI2:SLSO(11)	to	P33.6:ALT(3)	Master slave select output
QSPI2:SLSO(12)	to	P33.4:ALT(3)	Master slave select output
QSPI2:TX_INT	to	INT:qspi2.TX_INT	QSPI Transmit Service Request
QSPI2:RX_INT	to	INT:qspi2.RX_INT	QSPI Receive Service Request
QSPI2:ERR_INT	to	INT:qspi2.ERR_INT	QSPI Error Service Request
QSPI2:PT_INT	to	INT:qspi2.PT_INT	QSPI Phase Transition Service Request
QSPI2:U_INT	to	INT:qspi2.U_INT	QSPI User Defined Service Request
QSPI2:HC_INT	to	INT:qspi2.HC_INT	QSPI High Speed Capture Service Request

Table 260 Connections of QSPI3

Interface Signals	connects		Description
QSPI3:HSICINA	from	P33.9:IN	Highspeed capture channel
QSPI3:HSICINB	from	P33.10:IN	Highspeed capture channel

Queued Synchronous Peripheral Interface (QSPI)

Table 260 Connections of QSPI3 (cont'd)

Interface Signals	connects		Description
QSPI3:MRST	to	P02.5:ALT(3)	Slave SPI data output
		P10.7:ALT(3)	
QSPI3:MRSTA	from	P02.5:IN	Master SPI data input
QSPI3:MRSTB	from	P10.7:IN	Master SPI data input
QSPI3:MTSR	to	P02.6:ALT(3)	Master SPI data output
		P10.6:ALT(3)	
QSPI3:MTSRA	from	P02.6:IN	Slave SPI data input
QSPI3:MTSRB	from	P10.6:IN	Slave SPI data input
QSPI3:SCLK	to	P02.7:ALT(3)	Master SPI clock output
		P10.8:ALT(3)	
QSPI3:SCLKA	from	P02.7:IN	Slave SPI clock inputs
QSPI3:SCLKB	from	P10.8:IN	Slave SPI clock inputs
QSPI3:SLSIA	from	P02.4:IN	Slave select input
QSPI3:SLSO(0)	to	P02.4:ALT(3)	Master slave select output
QSPI3:SLSO(1)	to	P02.0:ALT(3)	Master slave select output
QSPI3:SLSO(2)	to	P02.1:ALT(3)	Master slave select output
QSPI3:SLSO(3)	to	P00.5:ALT(3)	Master slave select output
		P02.2:ALT(3)	
QSPI3:SLSO(4)	to	P00.2:ALT(6)	Master slave select output
		P02.3:ALT(3)	
QSPI3:SLSO(5)	to	P02.8:ALT(2)	Master slave select output
QSPI3:SLSO(6)	to	P00.8:ALT(2)	Master slave select output
QSPI3:SLSO(7)	to	P00.9:ALT(2)	Master slave select output
QSPI3:SLSO(8)	to	P10.5:ALT(3)	Master slave select output
QSPI3:TX_INT	to	INT:qspi3.TX_INT	QSPI Transmit Service Request
QSPI3:RX_INT	to	INT:qspi3.RX_INT	QSPI Receive Service Request
QSPI3:ERR_INT	to	INT:qspi3.ERR_INT	QSPI Error Service Request
QSPI3:PT_INT	to	INT:qspi3.PT_INT	QSPI Phase Transition Service Request
QSPI3:U_INT	to	INT:qspi3.U_INT	QSPI User Defined Service Request
QSPI3:HC_INT	to	INT:qspi3.HC_INT	QSPI High Speed Capture Service Request

35.5 Revision History

Table 261 Revision History

Reference	Change to Previous Version	Comment
V3.0.20		
	Initial version TC33x	

Micro Second Channel (MSC)

36 Micro Second Channel (MSC)

This device doesn't contain a MSC.

Single Edge Nibble Transmission (SENT)

37 Single Edge Nibble Transmission (SENT)

This document describes the SENT Interface specific appendix for the product TC33xEXT.

37.1 TC33xEXT Specific IP Configuration

See features in family spec.

Table 262 TC33xEXT specific configuration of SENT

Parameter	SENT
Number of SENT channels for this device	6

Single Edge Nibble Transmission (SENT)

37.2 TC33xEXT Specific Register Set

Register Address Space Table

The address space for the module registers is defined in [Register Address Space Table](#).

Table 263 Register Address Space - SENT

Module	Base Address	End Address	Note
SENT	F0003000 _H	F0003AFF _H	FPI slave interface

Register Overview Table

There are no product specific register for this module.

37.3 TC33xEXT Specific Registers

There are no product specific register for this module.

37.4 Connectivity

This section describes the connectivity of the SENT module.

37.4.1 Interrupt and DMA Controller Service Requests

The trigger outputs of the SENT module are connected via the Interrupt router. The request lines are connected as shown in [Connections of SENT](#).

37.4.2 Trigger Inputs

The module has 8 Sent Channels and the same number of trigger inputs but not more than $n+1 = 16$. They can be randomly chosen by programming IOCRx.ETS. The trigger inputs (TRIG[n:0]) of the SENT module are connected to the GTM as shown in [Connections of SENT](#).

37.4.3 Connections of SENT

The tables below list all the connections of SENT instances.

Table 264 Connections of SENT

Interface Signals	connects		Description
SENT:SENT0B	from	P00.1:IN	Receive input channel 0
SENT:SENT1B	from	P00.2:IN	Receive input channel 1
SENT:SENT2B	from	P00.3:IN	Receive input channel 2
SENT:SENT3B	from	P00.4:IN	Receive input channel 3
SENT:SENT4B	from	P00.5:IN	Receive input channel 4
SENT:SENT5B	from	P00.6:IN	Receive input channel 5
SENT:SENT0C	from	P02.8:IN	Receive input channel 0
SENT:SENT1C	from	P02.7:IN	Receive input channel 1
SENT:SENT2C	from	P02.6:IN	Receive input channel 2
SENT:SENT3C	from	P02.5:IN	Receive input channel 3

Single Edge Nibble Transmission (SENT)

Table 264 Connections of SENT (cont'd)

Interface Signals	connects		Description
SENT:SENT4C	from	P33.6:IN	Receive input channel 4
SENT:SENT5C	from	P33.5:IN	Receive input channel 5
SENT:SPC(0)	to	P00.1:ALT(6)	Transmit output
SENT:SPC(1)	to	P02.7:ALT(6)	Transmit output
SENT:SPC(2)	to	P00.3:ALT(6)	Transmit output
SENT:SPC(3)	to	P00.4:ALT(6)	Transmit output
SENT:SPC(4)	to	P00.5:ALT(6)	Transmit output
SENT:SPC(5)	to	P00.6:ALT(6)	Transmit output
SENT:TRIGO(9:0)	to	INT:sent.TRIGO(9:0)	SENT TRIGO=m Service Request

37.5 Revision History

Table 265 Revision History

Reference	Change to Previous Version	Comment
V2.1.9		
	Initial version for TC33X.	
V2.1.10		
Page 1	Second sentence changed to internal audience only due to customer confusion. No functional change.	
Page 2	Minor notation update in connection table, no functional change.SAE J2716 042016	

CAN Interface (MCMCAN)**38 CAN Interface (MCMCAN)**

This section describes the MCMCAN Interface specific appendix for the product TC33xEXT.

38.1 TC33xEXT Specific IP Configuration**Table 266 TC33xEXT specific configuration of CAN**

Parameter	CAN0
Node size in byte	1024
Number of CAN Nodes	4
RAM size in byte	32768
Maximum Number of Standard ID Filter Messages per node	128
Maximum Number of Extended ID Filter Messages per node	64
Maximum Number of RxFIFO structures per node	2
Maximum Number of Messages in a Rx buffer per node	64
Maximum Number of Tx Event Messages per node	32
Maximum Number of Tx Messages in a Tx Buffer per node	32

CAN Interface (MCMCAN)

38.2 TC33xEXT Specific Register Set

Register Address Space Table

Table 267 Register Address Space - CAN

Module	Base Address	End Address	Note
CAN0	F0200000 _H	F0208FFF _H	Bus Interface

Register Overview Table

Table 268 Register Overview - CAN (ascending Offset Address)

Short Name	Long Name	Offset Address	Page Number
CAN0_RAM	Embedded SRAM for messages (008000 _H Byte)	000000 _H	
CAN0_CLC	CAN Clock Control Register	008000 _H	See Family Spec
CAN0_ID	Module Identification Register	008008 _H	See Family Spec
CAN0_MCR	Module Control Register	008030 _H	See Family Spec
CAN0_BUFADR	Buffer receive address and transmit address	008034 _H	See Family Spec
CAN0_MECR	Measure Control Register	008040 _H	See Family Spec
CAN0_MESTAT	Measure Status Register	008044 _H	See Family Spec
CAN0_ACCENCTR0	Access Enable Register Control 0	0080DC _H	See Family Spec
CAN0_OCS	OCDS Control and Status	0080E8 _H	See Family Spec
CAN0_KRSTCLR	Kernel Reset Status Clear Register	0080EC _H	See Family Spec

CAN Interface (MCMCAN)

Table 268 Register Overview - CAN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CAN0_KRST1	Kernel Reset Register 1	0080F0 _H	See Family Spec
CAN0_KRST0	Kernel Reset Register 0	0080F4 _H	See Family Spec
CAN0_ACCEN0	Access Enable Register 0	0080FC _H	See Family Spec
CAN0_ACCENNODEi0 (i=0-3)	Access Enable Register CAN Node i 0	008100 _H +i*400 H	See Family Spec
CAN0_STARTADRI (i=0-3)	Start Address Node i	008108 _H +i*400 H	See Family Spec
CAN0_ENDADRI (i=0-3)	End Address Node i	00810C _H +i*40 0 _H	See Family Spec
CAN0_ISREGi (i=0-3)	Interrupt Signalling Register i	008110 _H +i*400 H	See Family Spec
CAN0_GRINT1i (i=0-3)	Interrupt routing for Groups 1 i	008114 _H +i*400 H	See Family Spec
CAN0_GRINT2i (i=0-3)	Interrupt routing for Groups 2 i	008118 _H +i*400 H	See Family Spec
CAN0_NTCCRi (i=0-3)	Node i Timer Clock Control Register	008120 _H +i*400 H	See Family Spec
CAN0_NTATTRi (i=0-3)	Node i Timer A Transmit Trigger Register	008124 _H +i*400 H	See Family Spec
CAN0 NTBTRi (i=0-3)	Node i Timer B Transmit Trigger Register	008128 _H +i*400 H	See Family Spec
CAN0_NTCTTRi (i=0-3)	Node i Timer C Transmit Trigger Register	00812C _H +i*40 0 _H	See Family Spec
CAN0_NTRTRi (i=0-3)	Node i Timer Receive Timeout Register	008130 _H +i*400 H	See Family Spec

CAN Interface (MCMCAN)

Table 268 Register Overview - CAN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CAN0_NPCRi (i=0-3)	Node i Port Control Register	008140 _H +i*400 H	See Family Spec
CAN0_CRELi (i=0-3)	Core Release Register i	008200 _H +i*400 H	See Family Spec
CAN0_ENDNi (i=0-3)	Endian Register i	008204 _H +i*400 H	See Family Spec
CAN0_DBTPi (i=0-3)	Data Bit Timing & Prescaler Register i	00820C _H +i*40 0 _H	See Family Spec
CAN0_TESTi (i=0-3)	Test Register i	008210 _H +i*400 H	See Family Spec
CAN0_RWDi (i=0-3)	RAM Watchdog i	008214 _H +i*400 H	See Family Spec
CAN0_CCCRi (i=0-3)	CC Control Register i	008218 _H +i*400 H	See Family Spec
CAN0_NBTPi (i=0-3)	Nominal Bit Timing & Prescaler Register i	00821C _H +i*40 0 _H	See Family Spec
CAN0_TSCCi (i=0-3)	Timestamp Counter Configuration i	008220 _H +i*400 H	See Family Spec
CAN0_TSCVi (i=0-3)	Timestamp Counter Value i	008224 _H +i*400 H	See Family Spec
CAN0_TOCCi (i=0-3)	Timeout Counter Configuration i	008228 _H +i*400 H	See Family Spec
CAN0_TOCVi (i=0-3)	Timeout Counter Value i	00822C _H +i*40 0 _H	See Family Spec
CAN0_ECRi (i=0-3)	Error Counter Register i	008240 _H +i*400 H	See Family Spec
CAN0_PSRi (i=0-3)	Protocol Status Register i	008244 _H +i*400 H	See Family Spec

CAN Interface (MCMCAN)

Table 268 Register Overview - CAN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CAN0_TDCRi (i=0-3)	Transmitter Delay Compensation Register i	008248 _H +i*400 H	See Family Spec
CAN0_IRi (i=0-3)	Interrupt Register i	008250 _H +i*400 H	See Family Spec
CAN0_IEi (i=0-3)	Interrupt Enable i	008254 _H +i*400 H	See Family Spec
CAN0_GFCi (i=0-3)	Global Filter Configuration i	008280 _H +i*400 H	See Family Spec
CAN0_SIDFCi (i=0-3)	Standard ID Filter Configuration i	008284 _H +i*400 H	See Family Spec
CAN0_XIDFCi (i=0-3)	Extended ID Filter Configuration i	008288 _H +i*400 H	See Family Spec
CAN0_XIDAMi (i=0-3)	Extended ID AND Mask i	008290 _H +i*400 H	See Family Spec
CAN0_HPMSi (i=0-3)	High Priority Message Status i	008294 _H +i*400 H	See Family Spec
CAN0_NDAT1i (i=0-3)	New Data 1 i	008298 _H +i*400 H	See Family Spec
CAN0_NDAT2i (i=0-3)	New Data 2 i	00829C _H +i*40 0 _H	See Family Spec
CAN0_RXF0Ci (i=0-3)	Rx FIFO 0 Configuration i	0082A0 _H +i*40 0 _H	See Family Spec
CAN0_RXF0Si (i=0-3)	Rx FIFO 0 Status i	0082A4 _H +i*40 0 _H	See Family Spec
CAN0_RXF0Ai (i=0-3)	Rx FIFO 0 Acknowledge i	0082A8 _H +i*40 0 _H	See Family Spec
CAN0_RXBCi (i=0-3)	Rx Buffer Configuration i	0082AC _H +i*40 0 _H	See Family Spec

CAN Interface (MCMCAN)

Table 268 Register Overview - CAN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CAN0_RXF1Ci (i=0-3)	Rx FIFO 1 Configuration i	0082B0 _H +i*40 0 _H	See Family Spec
CAN0_RXF1Si (i=0-3)	Rx FIFO 1 Status i	0082B4 _H +i*40 0 _H	See Family Spec
CAN0_RXF1Ai (i=0-3)	Rx FIFO 1 Acknowledge i	0082B8 _H +i*40 0 _H	See Family Spec
CAN0_RXESCi (i=0-3)	Rx Buffer/FIFO Element Size Configuration i	0082BC _H +i*40 0 _H	See Family Spec
CAN0_TXBCi (i=0-3)	Tx Buffer Configuration i	0082C0 _H +i*40 0 _H	See Family Spec
CAN0_TXFQSi (i=0-3)	Tx FIFO/Queue Status i	0082C4 _H +i*40 0 _H	See Family Spec
CAN0_TXESCi (i=0-3)	Tx Buffer Element Size Configuration i	0082C8 _H +i*40 0 _H	See Family Spec
CAN0_TXBRPi (i=0-3)	Tx Buffer Request Pending i	0082CC _H +i*40 0 _H	See Family Spec
CAN0_TXBARI (i=0-3)	Tx Buffer Add Request i	0082D0 _H +i*40 0 _H	See Family Spec
CAN0_TXBCRi (i=0-3)	Tx Buffer Cancellation Request i	0082D4 _H +i*40 0 _H	See Family Spec
CAN0_TXBTOi (i=0-3)	Tx Buffer Transmission Occurred i	0082D8 _H +i*40 0 _H	See Family Spec
CAN0_TXBCFi (i=0-3)	Tx Buffer Cancellation Finished i	0082DC _H +i*40 0 _H	See Family Spec
CAN0_TXBTIEi (i=0-3)	Tx Buffer Transmission Interrupt Enable i	0082E0 _H +i*40 0 _H	See Family Spec
CAN0_TXBCIEi (i=0-3)	Tx Buffer Cancellation Finished Interrupt Enable i	0082E4 _H +i*40 0 _H	See Family Spec

CAN Interface (MCMCAN)

Table 268 Register Overview - CAN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CAN0_TXEFCi (i=0-3)	Tx Event FIFO Configuration i	0082F0 _H +i*400 H	See Family Spec
CAN0_TXEFSi (i=0-3)	Tx Event FIFO Status i	0082F4 _H +i*400 H	See Family Spec
CAN0_TXEFAi (i=0-3)	Tx Event FIFO Acknowledge i	0082F8 _H +i*400 H	See Family Spec

38.3 TC33xEXT Specific Registers

No deviations from the Family Spec

38.4 Connectivity**Table 269 Connections of CAN0**

Interface Signals	connects		Description
CAN0:DSTDDBG	from	DMU:SCU_ENTERED_DE ST_DBG	Destructive Debug entered
CAN0:DXSCLK	to	TCU:dxs_clk	DXS Clock, DAP module clock
CAN0:INT(5:0)	to	HSM:EXT_INT(18:13)	CAN interrupt request
CAN0:INT(12)	to	CCU61:CC61IND	CAN interrupt request
CAN0:INT(15)	to	CCU61:T13HRE	CAN interrupt request
CAN0:STM0_SR0_INT	from	STM0:SR0_INT	System Timer Service Request 0
CAN0:STM0_SR1_INT	from	STM0:SR1_INT	System Timer Service Request 1
CAN0:STM1_SR0_INT	from	STM1:SR0_INT	System Timer Service Request 0
CAN0:STM1_SR1_INT	from	STM1:SR1_INT	System Timer Service Request 1
CAN0:INT(15:0)	to	INT:mcmcan0.INT(15:0)	CAN Service Request

Table 270 Connections of CAN00

Interface Signals	connects		Description
CAN00:RXDA	from	P02.1:IN	CAN receive input node 0
CAN00:RXDB	from	P20.7:IN	CAN receive input node 0
CAN00:RXDC	from	P12.0:IN	CAN receive input node 0
CAN00:RXDD	from	P33.12:IN	CAN receive input node 0
CAN00:RXDE	from	P33.7:IN	CAN receive input node 0
CAN00:RXDG	from	P34.2:IN	CAN receive input node 0

CAN Interface (MCMCAN)

Table 270 Connections of CAN00 (cont'd)

Interface Signals	connects		Description
CAN00:TXD	to	P02.0:ALT(5)	CAN transmit output node 0
		P12.1:ALT(5)	
		P20.8:ALT(5)	
		P33.8:ALT(5)	
		P33.13:ALT(5)	
		P34.1:ALT(4)	

Table 271 Connections of CAN01

Interface Signals	connects		Description
CAN01:RXDA	from	P15.3:IN	CAN receive input node 1
CAN01:RXDB	from	P14.1:IN	CAN receive input node 1
CAN01:RXDD	from	P33.10:IN	CAN receive input node 1
CAN01:RXDE	from	P14.7:IN	CAN receive input node 1
CAN01:TXD	to	P14.0:ALT(5)	CAN transmit output node 1
		P14.9:ALT(4)	
		P15.2:ALT(5)	
		P33.9:ALT(5)	

Table 272 Connections of CAN02

Interface Signals	connects		Description
CAN02:RXDA	from	P15.1:IN	CAN receive input node 2
CAN02:RXDB	from	P02.3:IN	CAN receive input node 2
CAN02:RXDD	from	P14.8:IN	CAN receive input node 2
CAN02:RXDE	from	P10.2:IN	CAN receive input node 2
CAN02:RXDF	from	P14.7:IN	CAN receive input node 2
CAN02:TXD	to	P02.2:ALT(5)	CAN transmit output node 2
		P10.3:ALT(6)	
		P14.10:ALT(5)	
		P15.0:ALT(5)	

Table 273 Connections of CAN03

Interface Signals	connects		Description
CAN03:RXDA	from	P00.3:IN	CAN receive input node 3
CAN03:RXDC	from	P20.0:IN	CAN receive input node 3
CAN03:RXDD	from	P11.10:IN	CAN receive input node 3
CAN03:RXDE	from	P20.9:IN	CAN receive input node 3

CAN Interface (MCMCAN)**Table 273 Connections of CAN03 (cont'd)**

Interface Signals	connects		Description
CAN03:TXD	to	P00.2:ALT(5)	CAN transmit output node 3
		P11.12:ALT(5)	
		P20.3:ALT(5)	
		P20.10:ALT(5)	

Note: For the connectivity of the MCMCAN module to the STM module, please refer to the User Manual, chapter MCMCAN User Interface under CAN Transmit Trigger Inputs section.

CAN Interface (MCMCAN)

38.5 Revision History

Table 274 Revision History

Reference	Change to Previous Version	Comment
V1.19.8		
-	First revision of MCMCAN Appendix for TC33xEXT devices.	
V1.19.9		
-	No changes.	
V1.19.10		
Page 7	Added connections CAN01:RXDE from P14.7 and CAN01:TXD to P14.9.	
Page 9	Added note at the end of connections tables.	
V1.19.11		
-	No functional changes.	
V1.19.12		
Page 1	Update of “specific configuration of CAN” table.	
V1.19.13		
-	No functional changes.	

39 FlexRay™ Protocol Controller (E-Ray)

This device doesn't contain a FlexRay module.

40 Peripheral Sensor Interface (PSI5)

This device doesn't contain a PSI5.

41 Peripheral Sensor Interface with Serial PHY Connection (PSI5-S)

This device doesn't contain a PSI5.

Gigabit Ethernet MAC (GETH)

42 Gigabit Ethernet MAC (GETH)

This document describes the GETH Interface specific appendix for the product TC33xEXT.

42.1 TC33xEXT Specific IP Configuration

No product specific configuration for GETH

42.2 TC33xEXT Specific Register Set

Register Address Space Table

The address space for the module registers is defined in [Register Address Space Table](#).

Table 275 Register Address Space - GETH

Module	Base Address	End Address	Note
GETH	F001D000 _H	F001F0FF _H	FPI bus interface

Register Overview Table

Table 276 Register Overview - GETH (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_MAC_CONFIGURATION	MAC Configuration Register	0000 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_EXT_CONFIGURATION	MAC Extended Configuration Register	0004 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_PACKET_FILTER	MAC Packet Filter Register	0008 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_WATCHDOG_TIMEOUT	MAC Watchdog Timeout Register	000C _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_VLAN_TAG_CTRL	MAC VLAN Tag Control Register	0050 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_VLAN_TAG_DATA	MAC VLAN Tag Data Register	0054 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_VLAN_TAG_FILTER_i (i=0-7)	MAC VLAN Tag Filter i Register	0054 _H	U,SV	U,SV,P	Application Reset	See Family Spec

Gigabit Ethernet MAC (GETH)

Table 276 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_MAC_VLAN_HASH_TABLE	MAC VLAN Hash Table Register	0058 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_VLAN_INCL	MAC VLAN Tag Inclusion or Replacement Register	0060 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_VLAN_INCL_Q_i (i=0-3)	MAC VLAN Tag Inclusion or Replacement Register per Queue	0060 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_INNER_VLAN_INCL_i (i=0-3)	MAC Inner VLAN Tag Inclusion or Replacement Register	0064 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_Q0_TX_FLOW_CTRL	MAC Queue 0 TX Flow Control Register	0070 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_RX_FLOW_CTRL	MAC Receive Flow Control Register	0090 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_RXQ_CTRL4	MAC Receive Queue Control 4 register	0094 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_RXQ_CTRL0	MAC Receive Queue Control 0 Register	00A0 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_RXQ_CTRL1	MAC Receive Queue Control 1 Register	00A4 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_RXQ_CTRL2	MAC Receive Queue Control 2 Register	00A8 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_INTERRUPT_STATUS	MAC Interrupt Status Register	00B0 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_INTERRUPT_ENABLE	MAC Interrupt Enable Register	00B4 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_RX_TX_STATUS	MAC Receive Transmit Status Register	00B8 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_PMT_CONTROL_STATUS	MAC PMT Control and Status Register	00C0 _H	U,SV	U,SV,P	Application Reset	See Family Spec

Gigabit Ethernet MAC (GETH)

Table 276 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_MAC_RWK_PACKET_FILTER	MAC Wake-up Packet Filter Register	00C4 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RWK_FILTER_COMMAND_0	MAC Wake-up Filter Command 0 Register	00C4 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RWK_FILTER_OFFSET_0	MAC Wake-up Filter Offset 0 Register	00C4 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RWK_FILTER_CRC_i (i=0-1)	MAC Wake-up Filter CRC i Register	00C4 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RWK_FILTER_BYTE_MASK_i (i=0-3)	MAC Wake-up i Filter Byte Mask register	00C4 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_LPI_CONTROL_STATUS	MAC LPI Control and Status Register	00D0 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_LPI_TIMERS_CONTROL	MAC LPI Timers Control Register	00D4 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_LPI_ENTRY_TIMER	MAC LPI Entry Timer Register	00D8 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_1US_TIC_COUNTER	MAC One Microsecond Tic Counter Register	00DC _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_PHY_INTERFACE_CONTROL_STATUS	MAC PHY Interface Control and Status Register	00F8 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_VERSION	MAC Version Register	0110 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_DEBUG	MAC Debug Register	0114 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_HW_FEATURE0	MAC Hardware Feature Register 0	011C _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_HW_FEATURE1	MAC Hardware Feature Register 1	0120 _H	U,SV	U,SV,P	Application Reset	See Family Spec

Gigabit Ethernet MAC (GETH)

Table 276 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_MAC_HW_FEATURE2	MAC Hardware Feature Register 2	0124 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_HW_FEATURE3	MAC Hardware Feature Register 3	0128 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_MDIO_ADDRESS	MAC MDIO Address Register	0200 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_MDIO_DATA	MAC MDIO Data Register	0204 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_CSR_SW_CTRL	MAC CSR Software Controls Register	0230 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_EXT_CFG1	MAC Extended Configuration Register 1	0238 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_ADDRESS0_HIGH	MAC Address 0 High Register	0300 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_ADDRESS0_LOW	MAC Address 0 Low Register	0304 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_ADDRESSi_HIGH (i=1-31)	MAC Address i High Register	0308 _H +(i-1)*8	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_ADDRESSi_LOW (i=1-31)	MAC Address i Low Register	030C _H +(i-1)*8	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MMC_CONTROL	MMC Control Register	0700 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MMC_RX_INTERRUPT	MMC Receive Interrupts Register	0704 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MMC_TX_INTERRUPT	MMC Transmit Interrupts Register	0708 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MMC_RX_INTERRUPT_MASK	MMC Receive Interrupts Mask Register	070C _H	U,SV	U,SV,P	Application Reset	See Family Spec

Gigabit Ethernet MAC (GETH)

Table 276 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_MMC_TX_INTERRUPT_MASK	MMC Transmit Interrupts Mask Register	0710 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_OCTET_COUNT_GOOD_BAD	Good And Bad Transmitted Octet Count Register	0714 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_PACKET_COUNT_GOOD_BAD	Good And Bad Transmitted Packets Count Register	0718 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_BROADCAST_PACKETS_GOOD	Good Transmitted Broadcast Packets Count Register	071C _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_MULTICAST_PACKETS_GOOD	Good Transmitted Multicast Packets Count Register	0720 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_64OCTETS_PACKETS_GOOD_BAD	Good And Bad 64 Octets Packets Transmitted Count Register	0724 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_65TO127OCTETS_PACKETS_GOOD_BAD	Good And Bad 65to127 Octets Packets Transmitted Count Register	0728 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_128TO255OCTETS_PACKETS_GOOD_BAD	Good And Bad 128to255 Octets Packets Transmitted Count Register	072C _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_256TO511OCTETS_PACKETS_GOOD_BAD	Good And Bad 256to511 Octets Packets Transmitted Count Register	0730 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_512TO1023OCTETS_PACKETS_GOOD_BAD	Good And Bad 512to1023 Octets Packets Transmitted Count Register	0734 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_1024TO16383OCTETS_PACKETS_GOOD_BAD	Good And Bad 1024toMax Octets Packets Transmitted Count Register	0738 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_UNICAST_PACKETS_GOOD_BAD	Good Transmitted Unicast Packets Count Register	073C _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_MULTICAST_PACKETS_GOOD_BAD	Good And Bad Transmitted Multicast Packets Count Register	0740 _H	U,SV	U,SV,P	Application Reset	See Family Spec

Gigabit Ethernet MAC (GETH)

Table 276 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_TX_BROADCAST_PACKETS_GOOD_BAD	Good And Bad Transmitted Broadcast Packets Count Register	0744 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_UNDERFLOW_ERROR_PACKETS	Transmitted Underflow Error Packets Count Register	0748 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_SINGLE_COLLISION_GOOD_PACKETS	Good Transmitted Single Collision Count Register	074C _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_MULTIPLE_COLLISION_GOOD_PACKETS	Transmitted Multiple Collision Count Register	0750 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_DEFERRED_PACKETS	Transmitted Deferred Packets Count Register	0754 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_LATE_COLLISION_PACKETS	Transmitted Late Collision Packets Count Register	0758 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_EXCESSIVE_COLLISION_PACKETS	Transmitted Excessive Collision Packets Count Register	075C _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_CARRIER_ERROR_PACKETS	Transmitted Carrier Error Packets Count Register	0760 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_OCTET_COUNT_GOOD	Good Transmitted Octet Count Register	0764 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_PACKET_COUNT_GOOD	Good Transmitted Packet Count Register	0768 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_EXCESSIVE_DEFERRAL_ERROR	Transmitted Excessive Deferral Error Count Register	076C _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_PAUSE_PACKETS	Transmitted Pause Packets Count Register	0770 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_VLAN_PACKETS_GOOD	Good Transmitted VLAN Packets Count Register	0774 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_OSIZE_PACKETS_GOOD	Good Transmitted Osize Packets Count Register	0778 _H	U,SV	U,SV,P	Application Reset	See Family Spec

Gigabit Ethernet MAC (GETH)

Table 276 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_RX_PACKETS_COUNT_GOOD_BAD	Good And Bad Received Packets Count Register	0780 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_OCTETS_COUNT_GOOD_BAD	Good And Bad Received Octet Count Register	0784 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_OCTETS_COUNT_GOOD	Good Received Octet Count Register	0788 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_BROADCAST_PACKETS_GOOD	Good Received Broadcast Packets Count Register	078C _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_MULTICAST_PACKETS_GOOD	Good Received Multicast Packets Count Register	0790 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_CRC_ERROR_PACKETS	Received CRC Error Packets Count Register	0794 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_ALIGNMENT_ERROR_PACKETS	Received Alignment Error Count Register	0798 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_RUNTIME_ERROR_PACKETS	Received Runtime Error Count Register	079C _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_JABBER_ERROR_PACKETS	Received Jabber Error Count Register	07A0 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_UNDERSIZE_PACKETS_GOOD	Good Received Undersized Packets Count Register	07A4 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_OVERSIZED_PACKETS_GOOD	Good Received Oversized Packets Count Register	07A8 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_64OCTETS_PACKETS_GOOD_BAD	Good And Bad 64 Octets Packets Received Count Register	07AC _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_65TO127OCTETS_PACKETS_GOOD_BAD	Good And Bad 65to127 Octets Packets Received Count Register	07B0 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_128TO255OCTETS_PACKETS_GOOD_BAD	Good And Bad 128to255 Octets Packets Received Count Register	07B4 _H	U,SV	U,SV,P	Application Reset	See Family Spec

Gigabit Ethernet MAC (GETH)

Table 276 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_RX_256TO511OCTETS_PACKETS_GOOD_BAD	Good And Bad 256to511 Octets Packets Received Count Register	07B8 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_512TO1023OCTETS_PACKETS_GOOD_BAD	Good And Bad 512to1023 Octets Packets Received Count Register	07BC _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD	Good And Bad 1024toMax Octets Packets Received Count Register	07C0 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_UNICAST_PACKETS_GOOD	Good Received Unicast Packets Count Register	07C4 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_LENGTH_ERROR_PACKETS	Received Length Error Packets Count Register	07C8 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_OUT_OF_RANGE_TYPE_PACKETS	Received Out Of Range Type Count Register	07CC _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_PAUSE_PACKETS	Received Pause Packets Count Register	07D0 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_FIFO_OVERFLOW_PACKETS	Received FIFO Overflow Count Register	07D4 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_VLAN_PACKETS_GOOD_BAD	Good And Bad Received VLAN Packets Count Register	07D8 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_WATCHDOG_ERROR_PACKETS	Received Watchdog Error Count Register	07DC _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_RECEIVE_ERROR_PACKETS	Received Receive Error Count Register	07E0 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_CONTROL_PACKETS_GOOD	Good Received Control Packets Count Register	07E4 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_LPI_USEC_CNTR	Transmitted LPI Microseconds Count Register	07EC _H	U,SV	U,SV,P	Application Reset	See Family Spec

Gigabit Ethernet MAC (GETH)

Table 276 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_TX_LPI_TRAN_CNTR	Transmitted LPI Transition Count Register	07F0 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_LPI_USEC_CNTR	Received Microseconds LPI Count Register	07F4 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_LPI_TRANS_CNTR	Received LPI Transition Count Register	07F8 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MMC_IPC_RX_INTERRUPT_MASK	MMC IPC Receive Interrupts Mask Register	0800 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MMC_IPC_RX_INTERRUPT	MMC IPC Receive Interrupts Register	0808 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV4_GOOD_PACKETS	Good Received RxIPv4 Packets Count Register	0810 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV4_HEADER_ERROR_PACKETS	Received IPv4 Header Error Packets Count Register	0814 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV4_NO_PAYLOAD_PACKETS	Received IPv4 No Payload Packets Count Register	0818 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV4_FRAGMENTED_PACKETS	Received IPv4 Fragmented Packets Count Register	081C _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS	Received IPv4 UDP Checksum Disabled Packets Count Register	0820 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV6_GOOD_PACKETS	Good Received RxIPv6 Packets Count Register	0824 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV6_HEADER_ERROR_PACKETS	Received IPv6 Header Error Packets Count Register	0828 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV6_NO_PAYLOAD_PACKETS	Received IPv6 No Payload Packets Count Register	082C _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXUDP_GOOD_PACKETS	Good Received UDP Packets Count Register	0830 _H	U,SV	U,SV,P	Application Reset	See Family Spec

Gigabit Ethernet MAC (GETH)

Table 276 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_RXUDP_ERROR_PACKETS	Received UDP Error Packets Count Register	0834 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXTCP_GOOD_PACKETS	Good Received TCP Packets Count Register	0838 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXTCP_ERROR_PACKETS	Received TCP Error Packets Count Register	083C _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXICMP_GOOD_PACKETS	Good Received ICMP Packets Count Register	0840 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXICMP_ERROR_PACKETS	Received ICMP Error Packets Count Register	0844 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV4_GOOD_OCTETS	Good Received IPV4 Octets Count Register	0850 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV4_HEADER_ERROR_OCTETS	Received IPV4 Header Error Octets Count Register	0854 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV4_NO_PAYLOAD_OCTETS	Received IPV4 No Payload Octets Count Register	0858 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV4_FRAGMENTED_OCTETS	Received IPV4 Fragmented Octets Count Register	085C _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS	Received IPV4 UDP Checksum Disabled Octets Count Register	0860 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV6_GOOD_OCTETS	Good Received IPV6 Octets Count Register	0864 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV6_HEADER_ERROR_OCTETS	Received IPV6 Header Error Octets Count Register	0868 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV6_NO_PAYLOAD_OCTETS	Received IPV6 No Payload Octets Count Register	086C _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXUDP_GOOD_OCTETS	Good Received UDP Octets Count Register	0870 _H	U,SV	U,SV,P	Application Reset	See Family Spec

Gigabit Ethernet MAC (GETH)

Table 276 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_RXUDP_ERROR_OCTETS	Received UDP Error Octets Count Register	0874 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXTCP_GOOD_OCTETS	Good Received TCP Octets Count Register	0878 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXTCP_ERROR_OCTETS	Received TCP Error Octets Count Register	087C _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXICMP_GOOD_OCTETS	Good Received ICMP Octets Count Register	0880 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXICMP_ERROR_OCTETS	Received ICMP Error Octets Count Register	0884 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_TIMESTAMP_CONTROL	MAC Timestamp Control Register	0B00 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_SUB_SECOND_INCREMENT	MAC Sub-Second Increment Register	0B04 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_SYSTEM_TIME_SECONDS	MAC System Time Seconds Register	0B08 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_SYSTEM_TIME_NANOSECONDS	MAC System Time Nanoseconds Register	0B0C _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_SYSTEM_TIME_SECONDS_UPDATE	MAC System Time Seconds Update Register	0B10 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE	MAC System Time Nanoseconds Update Register	0B14 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_TIMESTAMP_ADDEND	MAC Timestamp Addend Register	0B18 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS	MAC System Time Higher Word Seconds Register	0B1C _H	U,SV	U,SV,P	Application Reset	See Family Spec

Gigabit Ethernet MAC (GETH)

Table 276 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_MAC_TIME STAMP_STATUS	MAC Timestamp Status Register	0B20 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_TX_T IMESTAMP_STAT US_NANOSECON DS	MAC Transmit Timestamp Nanoseconds Status Register	0B30 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_TX_T IMESTAMP_STAT US_SECONDS	MAC Transmit Timestamp Seconds Status Register	0B34 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_TIME STAMP_INGRESS _ASYM_CORR	MAC Timestamp Ingress Asymmetry Correction Register	0B50 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_TIME STAMP_EGRESS_ ASYM_CORR	MAC Timestamp Egress Asymmetry Correction Register	0B54 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_TIME STAMP_INGRESS _CORR_NANOSE COND	MAC Timestamp Ingress Correction Nanoseconds Register	0B58 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_TIME STAMP_EGRESS_ CORR_NANOSEC OND	MAC Timestamp Egress Correction Nanoseconds Register	0B5C _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_TIME STAMP_INGRESS _CORR_SUBNAN OSEC	MAC Timestamp Ingress Correction Subnanoseconds Register	0B60 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_TIME STAMP_EGRESS_ CORR_SUBNANO SEC	MAC Timestamp Egress Correction Subnanoseconds Register	0B64 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_PPS _CONTROL	MAC PPS Control Register	0B70 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_PPS 0_TARGET_TIME _SECONDS	MAC PPS 0 Target Time Seconds Register	0B80 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_PPS 0_TARGET_TIME _NANOSECONDS	MAC PPS 0 Target Time Nanoseconds Register	0B84 _H	U,SV	U,SV,P	Application Reset	See Family Spec

Gigabit Ethernet MAC (GETH)

Table 276 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_MAC_PPS0_INTERVAL	MAC PPS 0 Interval Register	0B88 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_PPS0_WIDTH	MAC PPS 0 Width Register	0B8C _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_OPERATION_MODE	MTL Operation Mode Register	0C00 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_INTERRUPT_STATUS	MTL Interrupt Status Register	0C20 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_RXQ_DMA_MAP0	MTL Receive Queue and DMA Channel Mapping 0 Register	0C30 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQ0_OPERATION_MODE	MTL Queue 0 Transmit Operation Mode Register	0D00 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQ0_UNDERFLOW	MTL Queue 0 Transmit Underflow Counter Register	0D04 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQ0_DEBUG	MTL Queue 0 Transmit Debug Register	0D08 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQ0_ETS_STATUS	MTL Queue 0 Transmit Status Register	0D14 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQ0_QUANTUM_WEIGHT	MTL Queue 0 Transmit Quantum or Weights Register	0D18 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_Q0_INTERRUPT_CONTROL_STATUS	MTL Queue 0 Interrupt Control Status Register	0D2C _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_RXQ0_OPERATION_MODE	MTL Queue 0 Receive Operation Mode Register	0D30 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT	MTL Queue 0 Receive Missed Packet and Overflow Counter Register	0D34 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_RXQ0_DEBUG	MTL Queue 0 Receive Debug Register	0D38 _H	U,SV	U,SV,P	Application Reset	See Family Spec

Gigabit Ethernet MAC (GETH)

Table 276 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_MTL_RXQ0_CONTROL	MTL Queue 0 Receive Control Register	0D3C _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQi_OPERATION_MODE (i=1-3)	MTL Queue i Transmit Operation Mode Register	0D40 _H +(i-1)*40 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQi_UNDERFLOW (i=1-3)	MTL Queue i Transmit Underflow Counter Register	0D44 _H +(i-1)*40 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQi_DEBUG (i=1-3)	MTL Queue i Transmit Debug Register	0D48 _H +(i-1)*40 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQi_ETS_CONTROL (i=1-3)	MTL Queue i Transmit ETS Control Register	0D50 _H +(i-1)*40 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQi_ETS_STATUS (i=1-3)	MTL Queue i Transmit ETS Status Register	0D54 _H +(i-1)*40 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQi_QUANTUM_WEIGHT (i=1-3)	MTL Queue i Transmit Quantum or Weights Register	0D58 _H +(i-1)*40 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQi_SENDSLOPECREDIT (i=1-3)	MTL Queue i Transmit SendSlopeCredit Register	0D5C _H +(i-1)*40 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQi_HICREDIT (i=1-3)	MTL Queue i Transmit HiCredit Register	0D60 _H +(i-1)*40 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQi_LOCREDIT (i=1-3)	MTL Queue i Transmit LoCredit Register	0D64 _H +(i-1)*40 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_Qi_INTERRUPT_CONTROL_STATUS (i=1-3)	MTL Queue i Interrupt Status Register	0D6C _H +(i-1)*40 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_RXQi_OPERATION_MODE (i=1-3)	MTL Queue i Receive Operation Mode Register	0D70 _H +(i-1)*40 _H	U,SV	U,SV,P	Application Reset	See Family Spec

Gigabit Ethernet MAC (GETH)

Table 276 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_MTL_RXQi_MISSED_PACKET_OVERFLOW_COUNTER (i=1-3)	MTL Queue i Receive Missed Packet and Overflow Counter Register	0D74 _H +(i-1)*40 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_RXQi_DEBUG (i=1-3)	MTL Queue i Receive Debug Register	0D78 _H +(i-1)*40 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_RXQi_CONTROL (i=1-3)	MTL Queue i Receive Control Register	0D7C _H +(i-1)*40 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_MODE	DMA Bus Mode Register	1000 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_SYS_BUS_MODE	DMA System Bus Mode Register	1004 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_INTERRUPT_STATUS	DMA Interrupt Status Register	1008 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_DEBUG_STATUS0	DMA Debug Status 0 Register	100C _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_DEBUG_STATUS1	DMA Debug Status 1 Register	1010 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_Channel_i_CONTROL (i=0-3)	DMA Channel i Control Register	1100 _H +i*80 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_Channel_i_TX_CONTROL (i=0-3)	DMA Channel i Transmit Control Register	1104 _H +i*80 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_Channel_i_RX_CONTROL (i=0-3)	DMA Channel i Receive Control Register	1108 _H +i*80 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_Channel_i_TXDESC_LIST_ADDRESS (i=0-3)	DMA Channel i Transmit Descriptor List Address Register	1114 _H +i*80 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_Channel_i_RXDESC_LIST_ADDRESS (i=0-3)	DMA Channel i Receive Descriptor List Address Register	111C _H +i*80 _H	U,SV	U,SV,P	Application Reset	See Family Spec

Gigabit Ethernet MAC (GETH)

Table 276 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_DMA_CHi_TXDESC_TAIL_POINTER (i=0-3)	DMA Channel i Transmit Descriptor Tail Pointer Register	1120 _H +i*80 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_CHi_RXDESC_TAIL_POINTER (i=0-3)	DMA Channel i Recieve Descriptor Tail Pointer Register	1128 _H +i*80 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_CHi_TXDESC_RING_LENGTH (i=0-3)	DMA Channel i Transmit Descriptor Ring Length Register	112C _H +i*80 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_CHi_RXDESC_RING_LENGTH (i=0-3)	DMA Channel i Recieve Descriptor Ring Length Register	1130 _H +i*80 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_CHi_INTERRUPT_ENABLE (i=0-3)	DMA Channel i Interrupt Enable Register	1134 _H +i*80 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_CHi_RX_INTERRUPT_WATCHDOG_TIMER (i=0-3)	DMA Channel i Recieve Interrupt Watchdog Timer Register	1138 _H +i*80 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_CHi_SLOT_FUNCTION_CONTROL_STATUS (i=0-3)	DMA Channel i Slot Function Control and Status Register	113C _H +i*80 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_CHi_CURRENT_APPLICATION_TRANSMIT_DESCRIPTOR (i=0-3)	DMA Channel i Current Application Transmit Descriptor Register	1144 _H +i*80 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_CHi_CURRENT_APPLICATION_RECEIVE_DESCRIPTOR (i=0-3)	DMA Channel i Current Application Receive Descriptor Register	114C _H +i*80 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_CHi_CURRENT_APPLICATION_TRANSMIT_BUFFER_ADDRESS (i=0-3)	DMA Channel i Current Application Transmit Buffer Address Register	1154 _H +i*80 _H	U,SV	U,SV,P	Application Reset	See Family Spec

Gigabit Ethernet MAC (GETH)

Table 276 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_DMA_CHi_CURRENT_APP_RXBUFFER (i=0-3)	DMA Channel i Current Application Receive Buffer Address Register	115C _H +i*80 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_CHi_STATUS (i=0-3)	DMA Channel i Status Register	1160 _H +i*80 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_CHi_MISS_FRAME_COUNT (i=0-3)	DMA Channel i Missed Frames Count Register	1164 _H +i*80 _H	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_CLC	Clock Control Register	2000 _H	SV,U	SV,E,P	Application Reset	See Family Spec
GETH_ID	Module Identification Register	2004 _H	SV,U	BE	Application Reset	See Family Spec
GETH_GPCTL	General Purpose Control Register	2008 _H	SV,U	SV,P	Application Reset	See Family Spec
GETH_ACCEN0	Access Enable Register 0	200C _H	U,SV	SV,SE	Application Reset	See Family Spec
GETH_ACCEN1	Access Enable Register 1	2010 _H	U,SV	SV,SE	Application Reset	See Family Spec
GETH_KRST0	Kernel Reset Register 0	2014 _H	U,SV	SV,E,P	Application Reset	See Family Spec
GETH_KRST1	Kernel Reset Register 1	2018 _H	U,SV	SV,E,P	Application Reset	See Family Spec
GETH_KRSTCLR	Kernel Reset Status Clear Register	201C _H	U,SV	SV,E,P	Application Reset	See Family Spec
GETH_ACCEN0Dx (x=0-3)	Access Enable Register 0 for DMAx	2020 _H +x*8	U,SV	SV,SE	Application Reset	See Family Spec

Gigabit Ethernet MAC (GETH)

Table 276 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_ACCEN1Dx (x=0-3)	Access Enable Register 1 for DMAx	2024 _H +x*8	U,SV	SV,SE	Application Reset	See Family Spec
GETH_SKEWCTL	Skew Control Register	2040 _H	SV,U	SV,P	Application Reset	See Family Spec

42.3 TC33xEXT Specific Registers

No deviations from the Family Spec

42.4 Connectivity

If for one product no signal is connected to an alternate input, it is connected to GND internally at module entity level. This allows to leave some signals unconnected in the application (i.e. RXER, CRS, COL) and save pins and external connection to GND. The tables below list all the connections of the instances.

Table 277 Connections of GETH

Interface Signals	connects		Description
GETH:COLA	from	P11.15:IN	Collision MII
GETH:CRSA	from	P11.14:IN	Carrier Sense MII
GETH:CRSB	from	P11.11:IN	Carrier Sense MII
GETH:CRSDVA	from	P11.11:IN	Carrier Sense / Data Valid combi-signal for RMII
GETH:CRSDVB	from	P11.14:IN	Carrier Sense / Data Valid combi-signal for RMII
GETH:GREFCLK	from	TC33xEXT:P11.5	Gigabit Reference Clock input for RGMII (125 MHz high precision)
GETH:MDC	to	P02.8:ALT(6)	MDIO clock
		P12.0:ALT(6)	
		P21.2:ALT(5)	
GETH:MDIO	to	P00.0:HWOUT(0)	MDIO Output
		P12.1:HWOUT(0)	
		P21.3:HWOUT(0)	
GETH:MDIOA	from	P00.0:IN	MDIO Input
GETH:MDIOC	from	P12.1:IN	MDIO Input
GETH:MDIOD	from	P21.3:IN	MDIO Input
GETH:PPS	to	P14.4:ALT(6)	Pulse Per Second
GETH:RCTLA	from	P11.11:IN	Receive Control for RGMII
GETH:REFCLKA	from	P11.12:IN	Reference Clock input for RMII (50 MHz)
GETH:RXCLKA	from	P11.12:IN	Receive Clock MII and RGMII

Gigabit Ethernet MAC (GETH)

Table 277 Connections of GETH (cont'd)

Interface Signals	connects		Description
GETH:RXCLKB	from	P11.4:IN	Receive Clock MII and RGMII
GETH:RXCLKC	from	P12.0:IN	Receive Clock MII and RGMII
GETH:RXD0A	from	P11.10:IN	Receive Data 0 MII, RMII and RGMII (RGMII can use RXD0A only)
GETH:RXD1A	from	P11.9:IN	Receive Data 1 MII, RMII and RGMII (RGMII can use RXD1A only)
GETH:RXD2A	from	P11.8:IN	Receive Data 2 MII and RGMII (RGMII can use RXD2A only)
GETH:RXD3A	from	P11.7:IN	Receive Data 3 MII and RGMII (RGMII can use RXD3A only)
GETH:RXDVA	from	P11.11:IN	Receive Data Valid MII
GETH:RXDVB	from	P11.14:IN	Receive Data Valid MII
GETH:RXERA	from	P11.13:IN	Receive Error MII
GETH:RXERB	from	P21.7:IN	Receive Error MII
GETH:RXERC	from	P10.0:IN	Receive Error MII
GETH:TRIGO(9:0)	to	INT:eth.TRIGO(9:0)	Ethernet Service Request
GETH:TCTL	to	TC33xEXT:P11.6	Transmit Control for RGMII
GETH:TXCLK	to	TC33xEXT:P11.4	Transmit Clock Output for MII and RGMII
GETH:TXCLKA	from	P11.5:IN	Transmit Clock Input for MII
GETH:TXCLKB	from	P11.12:IN	Transmit Clock Input for MII
GETH:TXD(0)	to	TC33xEXT:P11.3	Transmit Data
GETH:TXD(1)	to	TC33xEXT:P11.2	Transmit Data
GETH:TXD(2)	to	TC33xEXT:P11.1	Transmit Data
GETH:TXD(3)	to	TC33xEXT:P11.0	Transmit Data
GETH:TXEN	to	TC33xEXT:P11.6	Transmit Enable MII and RMII
GETH:TXER	to	P11.4:ALT(6)	Transmit Error MII

42.5 DMA Burst Lengths Limitations by the System

Not all burst lengths of the IP are supported by the system.

The GETH / GETH1 kernel IP supports various burst length of 1 up to 32 beats as defined in DMA_CHi_TX_CONTROL.TxPBL and DMA_CHi_RX_CONTROL.RxPBL. They can be multiplied by 8 by setting DMA_CH(#i)_Control.PBLx8.

Other than specified in the IP only the following burst lengths are supported by the system: SINGLE, INCR4, INCR8. Note that DMA_CH(#i)_Control.PBLx8 must not be set with PBL values higher than 1.

42.6 Buffer and Descriptor Alignment

The GETH / GETH1 are implemented as a 32 bit peripherals. Nevertheless they are connected to 64 bit wide bus (SRI). To make full use of the possible performance of SRI and its bridges, the data buffers and the descriptors need to be aligned to 64 bit addresses.

Gigabit Ethernet MAC (GETH)

42.7 Embedded FIFOs

Each GETH / GETH1 uses two embedded FIFOs. The TX FIFO has a size of 4 kByte, the RX FIFO has a size of 8 kByte.

42.8 Master TAG ID

Each module has 4 DMA Channels that share one master interface connecting them to the SRI bus. In order to distinguish the 4 DMAs from each other in the system, the master tag ID will dynamically be changed depending on the currently active DMA. [Table 278](#) details which ID is presented for each DMA.

Table 278 Master TAG IDs for the Gigabit Ethernet MACs

GETH_DMA	Master TAG ID
DMA0	0x28 _H
DMA1	0x29 _H
DMA2	0x2A _H
DMA3	0x2B _H

42.9 Interrupt Service Requests

Each module has 10 Service Request Nodes connecting it to the interrupt system. The interrupt request lines are connected to the interrupt controller as shown in [Table 279](#).

Table 279 Service Request Lines of Ethernet MAC GETH

IR SRC	GETH IP signal	GETH IP function	Description
SRC_GETH0	GETH_TRIGO0	GETH_INTR	DMA functions (sbd_intr_o), this internal line is connected via OR gate to GETH.SR0 wake up on LAN (pmt_intr_o), this internal line is connected via OR gate to GETH.SR0 wake up on EEE - LPI (lpi_intr_o), this internal line is connected via OR gate to GETH.SR0
SRC_GETH1	GETH_TRIGO1	GETH_PPS	Pulse Per Second signal from Precision Time Protocol (ptp_pps_o)
SRC_GETH2	GETH_TRIGO2	GETH_TX_DMA0	TX interrupt from DMA 0 (sbd_perch_tx_intr_o[0])
SRC_GETH3	GETH_TRIGO3	GETH_TX_DMA1	TX interrupt from DMA 1(sbd_perch_tx_intr_o[1])
SRC_GETH4	GETH_TRIGO4	GETH_TX_DMA2	TX interrupt from DMA 2(sbd_perch_tx_intr_o[2])
SRC_GETH5	GETH_TRIGO4	GETH_TX_DMA3	TX interrupt from DMA 3(sbd_perch_tx_intr_o[3])
SRC_GETH6	GETH_TRIGO6	GETH_RX_DMA0	RX interrupt from DMA 0 (sbd_perch_rx_intr_o[0])
SRC_GETH7	GETH_TRIGO7	GETH_RX_DMA1	RX interrupt from DMA 1(sbd_perch_rx_intr_o[1])
SRC_GETH8	GETH_TRIGO8	GETH_RX_DMA2	RX interrupt from DMA 2(sbd_perch_rx_intr_o[2])
SRC_GETH9	GETH_TRIGO9	GETH_RX_DMA3	RX interrupt from DMA 3(sbd_perch_rx_intr_o[3])

42.10 Clocks

Each module has multiple clock inputs and outputs connecting it to the system. They are connected to the system as shown in [Table 280](#).

If the application wants to use the IP in RGMII mode the application has to execute the following steps:

Gigabit Ethernet MAC (GETH)

- Prior to the application reset the application must switch on (e.g. for f_{GETH} by configuring CCUCON5.GETHDIV)
- Attach an external 125 MHz clock to input GREFCLK
- Activate the application reset
- Wait for 10 μs

Table 280 Clock Lines of Ethernet MAC GETH

Clock Line	Connected to	Description
hclk_i / f_{AHB}	f_{GETH}	AHB master interface clock
clk_csr_i / f_{CSR}	f_{SPB}	AHB slave interface clock
clk_tx_i	GETH_TXCLK (port pin)	MII transmit clock Input from PHY (10/100 MBit/s) The external PHY or oscillator provides this transmission clock. TXD[3:0] is synchronous to this clock. This is 25 MHz in 100 Mbps mode and 2.5 MHz in 10 Mbps mode. Needs a clock input during SW reset (GETH_BUS_MODE.SWR)
clk_gref_i	GETH_GREFCLK (port pin)	RGMII transmit clock Reference Input from PHY (1000 MBit/s). The external PHY or oscillator provides this clock as reference. TXD[3:0] is not necessarily synchronous to this clock! This is always 125 MHz in 1000/100/10 MBit/s mode. Needs a clock input during SW reset (GETH_BUS_MODE.SWR)
clk_tx_o	GETH_TXCLK (port pin)	RGMII transmission clock Output to PHY (1000 MBit/s) . TXD[3:0] is synchronous (DDR) to this 125 MHz clock to the PHY. If RGMII is downgraded to 100 MBit/s it is divided internally to 25 MHz and for 10 MBit/s to 2.5 MHz. In each case it is generated from clk_gref_i by respective division. This division is controlled automatically by evaluation of mac_speed_o[1:0] and phy_intf_sel_i[2:0]. TXCLK has the same on chip delay and output pad delay as the TXD signals and TCTL unless clock skew is selected in SKEW.
clk_rx_i	GETH_RXCLK (port pin)	Receive clock from Phy. The external PHY provides this receive clock for RGMII, GMII, MII, and RMII interfaces. This clock is 125 MHz in 1 Gbps mode, 25 MHz in 100 Mbps mode, 2.5 MHz in 10 Mbps mode. Needs a clock input during SW reset (GETH_BUS_MODE.SWR)
clk_rmii_i	GETH_REFCLK (port pin)	50-MHz clock used by the RMII from PHY. In 100 MBit/s Mode, it is divided internally to 25 MHz and provided to the internal MII interface. If RMII is downgraded to 10 MBit/s it is divided internally to 2,5 MHz. This division is controlled automatically by evaluation of mac_speed_o[1:0] and phy_intf_sel_i[2:0]. Needs a clock input during SW reset (GETH_BUS_MODE.SWR).
clk_ptp_ref_i	f_{GETH}	Reference Clock for the Time Stamp Update Logic

Gigabit Ethernet MAC (GETH)

42.11 Revision History

Table 281 Revision History

Reference	Change to Previous Version	Comment
V1.3.10		
–	Initial version for TC33X	
V1.3.11		
Page 18	Incorrect presentation of registers GETH_MAC_EXT_CONFIGURATION, GETH_MAC_VERSION and GETH_DMA_MODE removed.	–
V1.3.12		
Page 21	f_{SRI} changed to f_{GETH} as connection of clk_ptp_ref_i.	
Page 20	Removed GETH1 in table Master TAG IDs.	
Page 20	Removed table Service Request Lines of Ethernet MAC GETH1 in section Interrupt Service Requests.	
Page 20	Removed table Clock Lines of Ethernet MAC GETH1 in section Clocks.	
Page 18	Updated connection of MII and RGMII in Connectivity .	
V1.3.13		
–	No functional changes.	
V1.3.14		
–	No functional changes.	
V1.3.15		
–	No functional changes.	–

43 External Bus Unit (EBU)

This device doesn't contain an EBU module.

44 SD- and eMMC Interface (SDMMC)

This chapter describes the SDMMC.

SD- and eMMC Interface (SDMMC)

44.1 TC33xEXT Specific Register Set

Register Address Space Table

Table 282 Register Address Space - SDMMC

Module	Base Address	End Address	Note
SDMMC0	F02B0000 _H	F02B0FFF _H	FPI slave interface

Register Overview Table

There are no product specific register for this module.

44.2 TC33xEXT Specific Registers

There are no product specific register for this module.

44.3 Connectivity

Table 283 Connections of SDMMC0

Interface Signals	connects		Description
SDMMC0:CLK	to	P15.1:ALT(7)	card clock
SDMMC0:CMD	to	P15.3:HWOUT(0)	command out
SDMMC0:CMD_IN	from	P15.3:IN	command in
SDMMC0:DAT(0)	to	P20.7:HWOUT(0)	write data out
SDMMC0:DAT(1)	to	P20.8:HWOUT(0)	write data out
SDMMC0:DAT(2)	to	P20.10:HWOUT(0)	write data out
SDMMC0:DAT(3)	to	P20.11:HWOUT(0)	write data out
SDMMC0:DAT(4)	to	P20.12:HWOUT(0)	write data out
SDMMC0:DAT(5)	to	P20.13:HWOUT(0)	write data out
SDMMC0:DAT(6)	to	P20.14:HWOUT(0)	write data out
SDMMC0:DAT(7)	to	P15.0:HWOUT(0)	write data out
SDMMC0:DAT0_IN	from	P20.7:IN	read data in
SDMMC0:DAT1_IN	from	P20.8:IN	read data in
SDMMC0:DAT2_IN	from	P20.10:IN	read data in
SDMMC0:DAT3_IN	from	P20.11:IN	read data in
SDMMC0:DAT4_IN	from	P20.12:IN	read data in
SDMMC0:DAT5_IN	from	P20.13:IN	read data in
SDMMC0:DAT6_IN	from	P20.14:IN	read data in
SDMMC0:DAT7_IN	from	P15.0:IN	read data in

SD- and eMMC Interface (SDMMC)**44.4 Revision History****Table 284 Revision History**

Reference	Change to Previous Version	Comment
V1.0.17		
–	No functional changes.	
V1.0.18		
–	No functional changes.	

45 Hardware Security Module (HSM)

The HSM is a separate processor subsystem dedicated for security tasks. It is connected as master and slave to the SPB bus.

For security reasons this module is described in a separate documentation. Please contact your Infineon representative for further information.

46 Input Output Monitor (IOM)

This device doesn't contain an IOM.

47 8-Bit Standby Controller (SCR)

The description of the SCR for all devices is covered by the family specification.

Revision history

Document version	Date of release	Description of changes
V2.0.0	2021-02	<ul style="list-style-type: none"> Version comparison table updated. For further changes see respective revision history of each chapter. The version comparison table below gives an overview.
V1.6.0	2020-08	<ul style="list-style-type: none"> Version comparison table updated. For further changes see respective revision history of each chapter. The version comparison table below gives an overview. Removed device TC3Ax from set of documentation.
V1.5.0	2020-04	<ul style="list-style-type: none"> Version comparison table updated. For further changes see respective revision history of each chapter. The version comparison table below gives an overview.
V1.4.0	2019-12	<ul style="list-style-type: none"> Added TC3Ax appendix as target specification. Version comparison table updated. For further changes see respective revision history of each chapter. The version comparison table below gives an overview.
V1.3.0	2019-09	<ul style="list-style-type: none"> Added additional device TC3Ax to AURIX™ TC3xx set of documentation. Version comparison table updated. For further changes see respective revision history of each chapter. The version comparison table below gives an overview.
V1.2.0	2019-04	<ul style="list-style-type: none"> Added additional device TC3Ex to AURIX™ TC3xx set of documentation. Version comparison table updated. For further changes see respective revision history of each chapter. The version comparison table below gives an overview.
V1.1.0	2019-01	<ul style="list-style-type: none"> Power Management System for Low-End (PMSLE) added. TC33x and TC33xED added. Changes in connectivity tables. Version comparison table new. Detailed Revision History contained in each chapter.
V1.0.0	2018-08	<ul style="list-style-type: none"> First revision of the User's Manual. Detailed OCDS information not contained. Available under NDA. Detailed Revision History contained in each chapter.

Version comparison table for AURIX™ TC33xEXT appendix

Chapter name	UM V1.6.0 chapter version	UM V2.0.0 chapter version	Content changes
Introduction	V1.0.0	V1.0.0	No
MEMMAP	V0.1.20	V0.1.21	Yes, see chapter revision history
FW	V1.1.0.1.17	V1.1.0.1.18	No functional changes
SRI Fabric	V1.1.16	V1.1.17	No functional changes

Chapter name	UM V1.6.0 chapter version	UM V2.0.0 chapter version	Content changes
• SBCU, EBCU	V1.2.8	V1.2.9	Yes, see chapter revision history
CPU	V1.1.20	V1.1.21	No functional changes
NVM Subsystem	V2.0.7	V2.0.7	No
• DMU	V2.0.11	V2.0.12	No functional changes
• NVM	V2.0.6	V2.0.6	No
LMU	n/a	n/a	–
DAM	n/a	n/a	–
SCU	V2.1.26	V2.1.27	No functional changes
CCU	see SCU	see SCU	–
PMS	V2.2.33	V2.2.34	No functional changes
PMSLE	n/a	n/a	–
MTU	V7.4.12	V7.4.13	Yes, see chapter revision history
PORTS	V1.8.21	V1.8.21	No
SMU	V4.0.22	V4.0.23	Yes, see chapter revision history
INT	V1.2.11	V1.2.11	No
FCE	V4.2.9	V4.2.9	No
DMA	V0.1.18	V0.1.18	No
SPU	V1.1.24	V1.1.25	No functional changes
SPU2	n/a	n/a	–
BITMGR	n/a	n/a	–
SPULCKSTP	n/a	n/a	–
EMEM	V1.4.4	V1.4.4	No
RIF	V1.0.40	V1.0.43	Yes, see chapter revision history
HSPDM	V0.7.9	V0.7.9	No
CIF	n/a	n/a	–
STM	V9.2.4	V9.2.4	No
GTM	n/a	n/a	–
CCU6	V3.0.0	V3.0.0	No
GPT12	V3.0.2	V3.0.2	No
CONVCTRL	V3.0.1	V3.0.1	No
EVADC	V3.0.4	V3.0.5	No functional changes
EDSADC	n/a	n/a	–
I2C	n/a	n/a	–
HSSL	n/a	n/a	–
ASCLIN	V3.2.8	V3.2.8	No
QSPI	V3.0.20	V3.0.20	No
MSC	n/a	n/a	–
SENT	V2.1.10	V2.1.10	No

Chapter name	UM V1.6.0 chapter version	UM V2.0.0 chapter version	Content changes
MCMCAN	V1.19.13	V1.19.13	No
E-Ray	n/a	n/a	–
PSI5	n/a	n/a	–
PSI5-S	n/a	n/a	–
GETH	V1.3.14	V1.3.15	No functional changes
EBU	n/a	n/a	–
SDMMC	V1.0.18	V1.0.18	No
HSM	n/a	n/a	–
IOM	n/a	n/a	–
SCR	n/a	n/a	–

Trademarks of Infineon Technologies AG

μHVIC™, μIPM™, μPFC™, AU-ConvertIR™, AURIX™, C166™, CanPAK™, CIPOS™, CIPURSE™, CoolDP™, CoolGaN™, COOLiR™, CoolMOS™, CoolSET™, CoolSiC™, DAVE™, DI-POL™, DirectFET™, DrBlade™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPACK™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, GaNpowIR™, HEXFET™, HITFET™, HybridPACK™, iMOTION™, IRAM™, ISOFACE™, IsoPACK™, LEDriviR™, LITIX™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OPTIGA™, OptiMOS™, ORIGA™, PowIRaudio™, PowIRstage™, PrimePACK™, PrimeSTACK™, PROFET™, PRO-SIL™, RASIC™, REAL3™, SmartLEWIS™, SOLID FLASH™, SPOC™, StrongIRFET™, SupIRBuck™, TEMPFET™, TRENCHSTOP™, TriCore™, UHVIC™, XHP™, XMC™.

Trademarks updated November 2015

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2021-02

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2021 Infineon Technologies AG.

All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.