

About this document

Scope and purpose

This document is an addendum to the TC39x Product Data Sheet and User's Manual, listing all planned product variants, key parameters such as memory size and optional features.

The User's Manual lists functions implemented on the Silicon, but this document counts functions that are pinning dependent; i.e. functions are counted that are connected to at least one package pin. As pins are overlaid with several functions the pinning needs to be checked (see Product Data Sheet) to determine the number of usable functions in an application.

Naming conventions

Prefix:

- SAK: T_{ambient} Temperature Range from -40 °C up to +125 °C.
- SAL: T_{ambient} Temperature Range from -40 °C up to +150 °C (packaged device).

Feature package:

- P: Standard feature.
- E: Emulation device with all features of the emulated standard type, additionally full MCDS, overlay functionality for calibration, AGBT as trace interface for development (depending on the package). Refer to the Emulation devices Data Sheet for further details.
- C,V,Z: Customer Specific.
- A: ADAS ext. Memory.
- T: ADAS + emulation.
- X: Extended Feature device. These products contain the extended memory (EMEM) of the ADAS subsystem. The ADAS peripherals SPU and RIF are not available.
- M: MotionWise software.
- F: Extended Flash.
- G: Additional Connectivity.
- H: ADAS Standard feature.
- N: Standard feature with AMU.



Table of contents

Table of contents

	About this document	
	Table of contents	2
1	TC39x BD step variants	3
1.1	TC39x BD step (part 1)	
1.2	TC39x BD step (part 2)	6
1.3	TC39x BD step (part 3)	
2	TC39x BC step variants	12
2.1	TC39x BC step (part 1)	12
2.2	TC39x BC step (part 2)	15
3	Memory maps of TC39x variants	18
	Revision history	21
	Disclaimer	



1 TC39x BD step variants

1 TC39x BD step variants

1.1 TC39x BD step (part 1)

A table listing the TC39x BD step variants.

Table 1 TC35X_BD Step (part 1)	Table 1	TC39x_BD step (part 1)
--------------------------------	---------	------------------------

SAL- TC399XX-256F 300S	SAL- TC399XP-256 F300S	SAL- TC397XP-256 F300S	SAK- TC399XP-256 F300S	SAK- TC399XX-256 F300S	SAK- TC397XP-256 F300S	SAK- TC397XA-256 F300S
Step						
BD						
Production Sta	tus					
Standard						
Package Type						
PG-LFBGA-516	PG-LFBGA-516	PG-LFBGA-292	PG-LFBGA-516	PG-LFBGA-516	PG-LFBGA-292	PG-LFBGA-292
Pinout						
LFBGA 0.8 mm	ADAS					
Reference Silic	on					
TC39x						
Temperature R	ange (Ambient)					
SAL	SAL	SAL	SAK	SAK	SAK	SAK

Chip ID

Attention: The value of SCU_CHIPID in the UCODE field contains the default value 0 not the μ Code version.

0xAF019993	0x8F019993	0x8F019793	0x8F019993	0xAF019993	0x8F019793	0xBF019793		
Cores / Checker	Cores							
6/4	6/4	6/4	6/4	6/4	6/4	6/4		
Max. Freq. (MHz)								
300	300	300	300	300	300	300		
Program Flash (MB)							
16	16	16	16	16	16	16		
Data Flash0 (sin	gle-ended) (KB	3)		·				
1024	1024	1024	1024	1024	1024	1024		
Total SRAM (with	hout EMEM and	l Cache) (KB)		·				
2528	2528	2528	2528	2528	2528	2528		
EMEM Size (KB)								
4096	0	0	0	4096	0	4096		
DSPR (KB)	1	,	,	·	'			



1 TC39x BD step variants

Table 1 (continued) TC39x_BD step (part 1)

Iable I	(continued)	i coav_pp steb	(part 1)			
SAL- TC399XX-256F 300S	SAL- TC399XP-256 F300S	SAL- TC397XP-256 F300S	SAK- TC399XP-256 F300S	SAK- TC399XX-256 F300S	SAK- TC397XP-256 F300S	SAK- TC397XA-256 F300S
240 in CPU0&1;	240 in					
96 other	CPU0&1; 96					
	other	other	other	other	other	other
DLMU (KB)						
64 per CPU						
PSPR (KB)						
64 per CPU						
LMU (KB)						
768	768	768	768	768	768	768
DAM (KB)						
128	128	128	128	128	128	128
AMU ¹⁾						
No						
ADC (Primary G	iroups/Channel	s)				
8/64	8/64	5/40	8/64	8/64	5/40	4/26
ADC (Secondar)	y Groups/Chanr	nels)				
4/60	4/60	4/60	4/60	4/60	4/60	4/42
ADC (Fast Comp	pare Channels)					
8	8	8	8	8	8	8
ADC (EDSADC C	hannels)					
14	14	6	14	14	6	6
CAN (Modules/I	Nodes)					
3/3x4						
FlexRay (Modu	-	,	,	,	,	·
	2/2x2	2/2x2	2/2x2	2/2x2	2/2x2	2/2x2
HSSL Modules	,	,	,	,	,	,
2	2	2	2	2	2	2
	s / with ASC & L					
12/12/12	12/12/12	12/12/11	12/12/12	12/12/12	12/12/11	12/12/9
QSPI Modules /		, , , –	, , , –	, , _	, , –	, , , ,
6/2	6/2	6/2	6/2	6/2	6/2	6/1
(table continue		3/2	5,2	1	3/2	3/1

AMU is abbreviated as ASC Modeling Unit. For Additional details about AMU, Contact an Infineon Representative



1 TC39x BD step variants

Table 1 (continued) TC39x_BD step (part 1)

	•					
SAL- TC399XX-256F 300S	SAL- TC399XP-256 F300S	SAL- TC397XP-256 F300S	SAK- TC399XP-256 F300S	SAK- TC399XX-256 F300S	SAK- TC397XP-256 F300S	SAK- TC397XA-256 F300S
SENT Channels						
25	25	20	25	25	20	17
MSC Modules						
4	4	2	4	4	2	1
PSI5 Channels						
4	4	4	4	4	4	4
PSI5-S Module						
Yes						
SDMMC Module)					
Yes						
Max. Ethernet A	Availability: 1GE	Bit/100Mbit/No				
1Gbit/s						
MCDS Availabil	ity ²⁾					
MCDS						
ADAS Cluster Av	vailable					
No	No	No	No	No	No	Yes
CIF				'		
No						
HSM Available						
Yes						

² Refer to the *MCDS availability* section of this document for additional details.



1 TC39x BD step variants

TC39x BD step (part 2) 1.2

A continuation table listing the TC39x BD step variants.

Table 2	TC39x	BD step	(part 2)
---------	-------	---------	----------

SAK- TC397QA-160 F300S	SAK- TC397XX-256 F300S	SAK- TC397QP-192 F300S	SAK- TC397QP-256 F300S	SAK- TC397XZ-256 F300S	SAK- TC397XM-256 F300S	SAL- TC397QP-192 F300S
Step						
BD						
Production Sta	tus					
Standard	Standard	Customer Specific	Customer Specific	Customer Specific	Standard	Customer Specific
Package Type						
PG-LFBGA-292						
Pinout						
ADAS	LFBGA 0.8 mm					
Reference Silic	on					
TC39x						
Temperature R	ange (Ambient)					
SAK	SAK	SAK	SAK	SAK	SAK	SAL

Chip ID

Attention: The value of SCU_CHIPID in the UCODE field contains the default value 0 not the μCode version.

// // // // // // // // // // // // //						
DSPR (KB)	1	,		•		
4096	4096	0	0	0	0	0
EMEM Size (KB)						
1696	2528	1184	2080	1632	2528	1184
Total SRAM (with	hout EMEM and	l Cache) (KB)				
1024	1024	1024	1024	1024	1024	1024
Data Flash0 (sin	gle-ended) (KB	3)	1	Т	T	
10	16	12	16	16	16	12
Program Flash (МВ)					
300	300	300	300	300	300	300
Max. Freq. (MHz)					
4/3	6/4	4/4	4/4	6/4	6/4	4/4
Cores / Checker	Cores					
0xCC019793	0xAF019793	0xCD019793	0xCF019793	0xFF019793	0x8F019793	0xCD019793
		1				



1 TC39x BD step variants

Table 2 (continued) TC39x_BD step (part 2)

14510 2	(continued)	, . coox_bb step	(pui t =)			
SAK- TC397QA-160 F300S	SAK- TC397XX-256 F300S	SAK- TC397QP-192 F300S	SAK- TC397QP-256 F300S	SAK- TC397XZ-256 F300S	SAK- TC397XM-256 F300S	SAL- TC397QP-192 F300S
240 in CPU0&1;	240 in					
96 other	CPU0&1; 96 other					
DLMU (KB)						
64 per CPU						
PSPR (KB)						<u> </u>
64 per CPU						
LMU (KB)						
512	768	0	768	0	768	0
DAM (KB)						
0	128	0	128	0	128	0
AMU ³⁾						
No						
ADC (Primary G	iroups/Channel	s)				
4/26	5/40	5/40	5/40	5/40	5/40	5/40
ADC (Secondar)	y Groups/Chanr	nels)				
4/42	4/60	4/60	4/60	4/60	4/60	4/60
ADC (Fast Comp	pare Channels)					
8	8	8	8	8	8	8
ADC (EDSADC C	hannels)					
6	6	6	6	6	6	6
CAN (Modules/I	Nodes)					
3/3x4						
FlexRay (Modu	les/Channels)					
2/2x2						
HSSL Modules						
2	2	2	2	2	2	2
ASCLIN Module	s / with ASC & L	.IN / with 3-wire	SPI			
12/12/9	12/12/11	12/12/11	12/12/11	12/12/11	12/12/11	12/12/11
QSPI Modules /	with LVDS					
6/1	6/2	6/2	6/2	6/2	6/2	6/2
/table continue	· ~ \					

AMU is abbreviated as ASC Modeling Unit. For Additional details about AMU, Contact an Infineon Representative



1 TC39x BD step variants

Table 2 (continued) TC39x_BD step (part 2)

	•		,			
SAK- TC397QA-160 F300S	SAK- TC397XX-256 F300S	SAK- TC397QP-192 F300S	SAK- TC397QP-256 F300S	SAK- TC397XZ-256 F300S	SAK- TC397XM-256 F300S	SAL- TC397QP-192 F300S
SENT Channels						
17	20	20	20	20	20	20
MSC Modules						
1	2	2	2	2	2	2
PSI5 Channels						
4	4	4	4	4	4	4
PSI5-S Module						
Yes						
SDMMC Module						
Yes						
Max. Ethernet A	Availability: 1GE	Bit/100Mbit/No				
1Gbit/s						
MCDS Availabil	ity ⁴⁾					
MCDS						
ADAS Cluster Av	vailable					
Yes	No	No	No	No	No	No
CIF						
No						
HSM Available						
Yes						

⁴ Refer to the *MCDS availability* section of this document for additional details.



1 TC39x BD step variants

TC39x BD step (part 3) 1.3

A continuation table listing the TC39x BD step variants.

Table 3	TC39x BD step	(part 3)
---------	---------------	----------

Table 3 TC39x BD step (part 3)								
SAL-TC397QP-256F300S	SAL-TC397XZ-256F300S	SAL-TC397XX-256F300S	SAK-TC399QP-192F300S					
Step								
BD	BD	BD	BD					
Production Status								
Customer Specific	Customer Specific	Standard	Customer Specific					
Package Type								
PG-LFBGA-292	PG-LFBGA-292	PG-LFBGA-292	PG-LFBGA-516					
Pinout								
LFBGA 0.8 mm	LFBGA 0.8 mm	LFBGA 0.8 mm	LFBGA 0.8 mm					
Reference Silicon								
TC39x	TC39x	TC39x	TC39x					
Temperature Range (Ambie	ent)							
SAL	SAL	SAL	SAK					
Chip ID								
Attention: The value of SC	U_CHIPID in the UCODE field	d contains the default value	0 not the μCode version.					
0xCF019793	0xFF019793	0xAF019793	0xCD019993					
Carrage / Charakar Carrag								

0xCF019793	0xFF019793	0xAF019793	0xCD019993
Cores / Checker Cores	·		
4/4	6/4	6/4	4/4
Max. Freq. (MHz)	·	·	
300	300	300	300
Program Flash (MB)		·	
16	16	16	12
Data Flash0 (single-ended)	(KB)	·	
1024	1024	1024	1024
Total SRAM (without EMEM	and Cache) (KB)		
2080	1632	2528	2080
EMEM Size (KB)			
0	0	4096	0
DSPR (KB)	·	·	
240 in CPU0&1; 96 other	240 in CPU0&1; 96 other	240 in CPU0&1; 96 other	240 in CPU0&1; 96 other
DLMU (KB)	·	·	
64 per CPU	64 per CPU	64 per CPU	64 per CPU
(table continues)			



1 TC39x BD step variants

(continued) TC39x BD step (part 3) Table 3

Table 3 (Continu	ied) 1C39x BD Step (part 3)		
SAL-TC397QP-256F300S	SAL-TC397XZ-256F300S	SAL-TC397XX-256F300S	SAK-TC399QP-192F300S
PSPR (KB)			
64 per CPU	64 per CPU	64 per CPU	64 per CPU
LMU (KB)			
768	0	768	768
DAM (KB)			
128	0	128	128
AMU ⁵⁾			
No	No	No	No
ADC (Primary Groups/Chan	nels)		
5/40	5/40	5/40	8/64
ADC (Secondary Groups/Ch	annels)		
4/60	4/60	4/60	4/60
ADC (Fast Compare Channe	els)		
8	8	8	8
ADC (EDSADC Channels)			
6	6	6	14
CAN (Modules/Nodes)			
3/3x4	3/3x4	3/3x4	3/3x4
FlexRay (Modules/Channel	s)		
2/2x2	2/2x2	2/2x2	2/2x2
HSSL Modules			
2	2	2	2
ASCLIN Modules / with ASC	& LIN / with 3-wire SPI		
12/12/11	12/12/11	12/12/11	12/12/12
QSPI Modules / with LVDS			
6/2	6/2	6/2	6/2
SENT Channels			
20	20	20	25
MSC Modules	1	,	
2	2	2	4
PSI5 Channels	1	,	
4	4	4	4
(table continues)			

AMU is abbreviated as ASC Modeling Unit. For Additional details about AMU, Contact an Infineon Representative



1 TC39x BD step variants

Table 3 (continued) TC39x BD step (part 3)

(00)	aca, i cook 22 oteb (pai co)		
SAL-TC397QP-256F300S	SAL-TC397XZ-256F300S	SAL-TC397XX-256F300S	SAK-TC399QP-192F300S
PSI5-S Module			
Yes	Yes	Yes	Yes
SDMMC Module			
Yes	Yes	Yes	Yes
Max. Ethernet Availability:	1GBit/100Mbit/No		
1Gbit/s	1Gbit/s	1Gbit/s	1Gbit/s
MCDS Availability ⁶⁾			
MCDS	MCDS	MCDS	MCDS
ADAS Cluster Available			
No	No	No	No
CIF			
No	No	No	No
HSM Available			
Yes	Yes	Yes	Yes

⁶ Refer to the *MCDS availability* section of this document for additional details.



2 TC39x BC step variants

2 TC39x BC step variants

2.1 TC39x BC step (part 1)

A table listing the TC39x BC step variants.

SAL- TC399XP-256 F300S	SAL- TC397XP-256 F300S	SAK- TC399XP-256 F300S	SAK- TC399XX-256 F300S	SAK- TC397XP-256 F300S	SAK- TC397XA-256 F300S
ВС	ВС	ВС	ВС	ВС	ВС
tus					
Standard	Standard	Standard	Standard	Standard	Standard
•					
PG-LFBGA-516	PG-LFBGA-292	PG-LFBGA-516	PG-LFBGA-516	PG-LFBGA-292	PG-LFBGA-292
LFBGA 0.8 mm	LFBGA 0.8 mm	LFBGA 0.8 mm	LFBGA 0.8 mm	LFBGA 0.8 mm	ADAS
on					
TC39x	TC39x	TC39x	TC39x	TC39x	TC39x
ange (Ambient)	•				
SAL	SAL	SAK	SAK	SAK	SAK
	TC399XP-256 F300S BC tus Standard PG-LFBGA-516 LFBGA 0.8 mm on TC39x ange (Ambient)	TC399XP-256 F300S BC BC tus Standard Standard PG-LFBGA-516 PG-LFBGA-292 LFBGA 0.8 mm LFBGA 0.8 mm on TC39x TC39x ange (Ambient)	TC399XP-256 TC397XP-256 TC399XP-256 F300S BC BC BC tus Standard Standard Standard PG-LFBGA-516 PG-LFBGA-292 PG-LFBGA-516 LFBGA 0.8 mm LFBGA 0.8 mm LFBGA 0.8 mm TC39x TC39x TC39x ange (Ambient) TC39x TC39x	TC399XP-256 F300S TC397XP-256 F300S TC399XP-256 F300S TC399XX-256 F300S BC BC BC BC tus Standard Standard Standard Standard PG-LFBGA-516 PG-LFBGA-292 PG-LFBGA-516 PG-LFBGA-516 PG-LFBGA-516 LFBGA 0.8 mm TC39x TC39x TC39x TC39x	TC399XP-256 F300S TC397XP-256 F300S TC399XP-256 F300S TC399XX-256 F300S TC397XP-256 F300S BC BC BC BC BC standard Standard Standard Standard Standard PG-LFBGA-516 PG-LFBGA-292 PG-LFBGA-516 PG-LFBGA-516 PG-LFBGA-292 LFBGA 0.8 mm TC39x TC39x TC39x TC39x TC39x

Chip ID

Attention: The value of SCU_CHIPID in the UCODE field contains the default value 0 not the μ Code version.

DSPR (KB)	,	'	'	,	,	
4096	0	0	0	4096	0	4096
EMEM Size (KB)						
2528	2528	2528	2528	2528	2528	2528
Total SRAM (with	hout EMEM and	Cache) (KB)				
1024	1024	1024	1024	1024	1024	1024
Data Flash0 (sin	gle-ended) (KB)				
16	16	16	16	16	16	16
Program Flash (МВ)					
300	300	300	300	300	300	300
Max. Freq. (MHz)					
6/4	6/4	6/4	6/4	6/4	6/4	6/4
Cores / Checker	Cores					
0xAF019992	0x8F019992	0x8F019792	0x8F019992	0xAF019992	0x8F019792	0xBF019792



2 TC39x BC step variants

Table 4	(continued) TC39x	_BC step (part 1)
---------	-------------------	-------------------

Table 4	(continued)	icaax_bc steb	(part 1)			
SAL- TC399XX-256F 300S	SAL- TC399XP-256 F300S	SAL- TC397XP-256 F300S	SAK- TC399XP-256 F300S	SAK- TC399XX-256 F300S	SAK- TC397XP-256 F300S	SAK- TC397XA-256 F300S
240 in CPU0&1;	240 in	240 in	240 in	240 in	240 in	240 in
96 other	CPU0&1; 96	CPU0&1; 96	CPU0&1; 96	CPU0&1; 96	CPU0&1; 96	CPU0&1; 96
	other	other	other	other	other	other
DLMU (KB)						
64 per CPU	64 per CPU	64 per CPU	64 per CPU	64 per CPU	64 per CPU	64 per CPU
PSPR (KB)						
64 per CPU	64 per CPU	64 per CPU	64 per CPU	64 per CPU	64 per CPU	64 per CPU
LMU (KB)						
768	768	768	768	768	768	768
DAM (KB)						
128	128	128	128	128	128	128
AMU ⁷⁾					'	
No	No	No	No	No	No	No
ADC (Primary G	roups/Channel	s)				
8/64	8/64	5/40	8/64	8/64	5/40	4/26
ADC (Secondary	y Groups/Chanr	nels)				<u> </u>
4/60	4/60	4/60	4/60	4/60	4/60	4/42
ADC (Fast Comp	pare Channels)	·	,		<u> </u>	
8	8	8	8	8	8	8
ADC (EDSADC C	hannels)					
14	14	6	14	14	6	6
CAN (Modules/I						
3/3x4	3/3x4	3/3x4	3/3x4	3/3x4	3/3x4	3/3x4
FlexRay (Modu	·	9,011	S _f S _f :	Sy SA	o _f o _f :	o _f ox:
2/2x2	2/2x2	2/2x2	2/2x2	2/2x2	2/2x2	2/2x2
HSSL Modules	Z _I ZXZ	Z _I ZXZ	Z _I ZXZ	ZIZKZ	Z/ Z/Z	2/2/2
2	2	2	2	2	2	2
ASCLIN Module						
	•	•		12/12/12	12/12/11	12/12/0
12/12/12	12/12/12	12/12/11	12/12/12	12/12/12	12/12/11	12/12/9
QSPI Modules /		0.10	0.10	0.10	0.10	61-
(table continue	6/2	6/2	6/2	6/2	6/2	6/1

AMU is abbreviated as ASC Modeling Unit. For Additional details about AMU, Contact an Infineon Representative



2 TC39x BC step variants

(continued) TC39x_BC step (part 1) Table 4

SAL- TC399XX-256F 300S	SAL- TC399XP-256 F300S	SAL- TC397XP-256 F300S	SAK- TC399XP-256 F300S	SAK- TC399XX-256 F300S	SAK- TC397XP-256 F300S	SAK- TC397XA-256 F300S
SENT Channels						
25	25	20	25	25	20	17
MSC Modules						
4	4	2	4	4	2	1
PSI5 Channels						
4	4	4	4	4	4	4
PSI5-S Module						
Yes						
SDMMC Module	<u> </u>					
Yes						
Max. Ethernet A	Availability: 1GE	Bit/100Mbit/No				
1Gbit/s						
MCDS Availabil	ity ⁸⁾					
MCDS						
ADAS Cluster Av	vailable					
No	No	No	No	No	No	Yes
CIF						
No						
HSM Available				'		
Yes						

⁸ Refer to the MCDS availability section of this document for additional details.



2 TC39x BC step variants

TC39x BC step (part 2) 2.2

A continuation table listing the TC39x BC step variants.

Table 5	TC39x_BC step	(part 2)
---------	---------------	----------

Table 5 TC	39x_BC step (part 2)			
SAK- TC397QA-160F300S	SAK- TC397XX-256F300S	SAK- TC397QP-192F300S	SAK- TC397QP-256F300S	SAK- TC397XZ-256F300S
Step				
ВС	ВС	ВС	ВС	ВС
Production Status				
Standard	Standard	Customer Specific	Customer Specific	Customer Specific
Package Type				
PG-LFBGA-292	PG-LFBGA-292	PG-LFBGA-292	PG-LFBGA-292	PG-LFBGA-292
Pinout				
ADAS	LFBGA 0.8 mm	LFBGA 0.8 mm	LFBGA 0.8 mm	LFBGA 0.8 mm
Reference Silicon				
TC39x	TC39x	TC39x	TC39x	TC39x
Temperature Range (A	Ambient)			
SAK	SAK	SAK	SAK	SAK
Chip ID				
Attention: The value	of SCU_CHIPID in the	UCODE field contains	the default value 0 not	the µCode version.
0xCC019792	0xAF019792	0xCD019792	0xCF019792	0xFF019792

0xCC019792	0xAF019792	0xCD019792	0xCF019792	0xFF019792
Cores / Checker Cores				
4/3	6/4	4/4	4/4	6/4
Max. Freq. (MHz)				
300	300	300	300	300
Program Flash (MB)				
10	16	12	16	16
Data Flash0 (single-en	ded) (KB)			
1024	1024	1024	1024	1024
Total SRAM (without E	MEM and Cache) (KB)			
1696	2528	1184	2080	1632
EMEM Size (KB)				
4096	4096	0	0	0
DSPR (KB)			,	
240 in CPU0&1; 96 other				
DLMU (KB)		1	1	



2 TC39x BC step variants

(continued) TC39x_BC step (part 2) Table 5

		tep (part 2)	ontinuea) 1C39x_BC s	Table 5 (co
SAK- TC397XZ-256F300S	SAK- TC397QP-256F300S	SAK- TC397QP-192F300S	SAK- TC397XX-256F300S	SAK- TC397QA-160F300S
64 per CPU				
				PSPR (KB)
64 per CPU				
				LMU (KB)
0	768	0	768	512
				DAM (KB)
0	128	0	128	0
	,	-		AMU ⁹⁾
No	No	No	No	No
	,		/Channels)	ADC (Primary Groups
5/40	5/40	5/40	5/40	4/26
			ps/Channels)	ADC (Secondary Grou
4/60	4/60	4/60	4/60	4/42
			nannels)	ADC (Fast Compare Ch
8	8	8	8	8
	,		ls)	ADC (EDSADC Channe
6	6	6	6	6
	,	'		CAN (Modules/Nodes)
3/3x4	3/3x4	3/3x4	3/3x4	3/3x4
	,	,	annels)	FlexRay (Modules/Cha
2/2x2	2/2x2	2/2x2	2/2x2	2/2x2
				HSSL Modules
2	2	2	2	2
		vire SPI	h ASC & LIN / with 3-v	ASCLIN Modules / witl
12/12/11	12/12/11	12/12/11	12/12/11	12/12/9
			VDS	QSPI Modules / with L
6/2	6/2	6/2	6/2	6/1
	,			SENT Channels
20	20	20	20	17
	,			MSC Modules
2	2	2	2	1
				(table continues)

AMU is abbreviated as ASC Modeling Unit. For Additional details about AMU, Contact an Infineon Representative



2 TC39x BC step variants

Table 5 (continued) TC39x_BC step (part 2)

Tuble 5 (ct	ontinucu, ressx_be s	tep (part 2)		
SAK- TC397QA-160F300S	SAK- TC397XX-256F300S	SAK- TC397QP-192F300S	SAK- TC397QP-256F300S	SAK- TC397XZ-256F300S
PSI5 Channels				
4	4	4	4	4
PSI5-S Module				
Yes	Yes	Yes	Yes	Yes
SDMMC Module				
Yes	Yes	Yes	Yes	Yes
Max. Ethernet Availab	oility: 1GBit/100Mbit/	No		
1Gbit/s	1Gbit/s	1Gbit/s	1Gbit/s	1Gbit/s
MCDS Availability ¹⁰⁾				
MCDS	MCDS	MCDS	MCDS	MCDS
ADAS Cluster Availabl	le			
Yes	No	No	No	No
CIF				
No	No	No	No	No
HSM Available				
Yes	Yes	Yes	Yes	Yes

¹⁰ Refer to the *MCDS availability* section of this document for additional details.



3 Memory maps of TC39x variants

Memory maps of TC39x variants 3

This section describes the influence of the available feature variants on the memory map.

Program Flash

Variants:

- 16 MB: umbrella (5 x 3 MB, 1 x 1 MB), see User's Manual.
- 12 MB: 4 x 3 MB (see Figure below).
- 10 MB: 3 + 2 + 3 + 2 MB (see Figure below).




Figure 1 TC39x PFlash variants

Cores / checker cores

Variants:



3 Memory maps of TC39x variants

- 6/4: umbrella, see User's Manual
- 4/4: not available are CPU4 and CPU5 including their RAMs (DSPR, DCACHE, DTAG, PSPR, PCACHE, PTAG,
- 4/3: not available are CPU4 and CPU5 including their RAMs (DSPR, DCACHE, DTAG, PSPR, PCACHE, PTAG, DLMU) and CPU3 lockstep is not available (LCLCON1.LSEN3 must stay 0_B).

LMU

Variants:

- 768 KB: umbrella, see User's Manual.
- 512 KB: only LMU0 and LMU1 LMU RAM are available (see Figure below).
- 0 KB: no LMURAM is available (see Figure below)




Figure 2 TC39x LMU Variants

DAM

Variants:

- 128 KB: umbrella, see User's Manual
- 0 KB: none of the DAM RAMs are available

ADAS cluster available

Variants:

- Yes: umbrella, see User's Manual
- No: the following instances are not available: HSPDM, RIF0, RIF1, SPU0, SPU1, SPUCFG0, SPUCFG1, SPU Lockstep SFR.

EMEM availability

Variants:

AURIX TC39x variants



3 Memory maps of TC39x variants

- 4096 KB: umbrella, see User's Manual.
- 0 KB: no EMEM available.

ADC availability

Limitation on availability of ADC channels are caused by pin limitations. See Data Sheet for the pinning table of the package.

MCDS availability

MCDS is not intended for use in productive devices. It may not be tested and is not covered by the safety case. For this functionality, please refer to the Aurix 2G Emulation device Data Sheet.



Revision history

Revision history

Document version	Date of release	Description of changes
V1.0	2018-06-08	First release.
V1.1	2018-08-06	Added row "Reference Silicon" (needed e.g. for TC37x) to refer user to User's Manual Appx.
V1.2	2019-03-01	 In "About this document": Corrected "overloaded" to "overlaid". In "About this document": Added Feature Package "M" and "E" and remove "R". In "About this document": Added clarification concerning AGBT in E, A and T. In "About this document": Removed feature packages B, C, H. In "Variant Tables of TC39x": added device "SAK-TC397XM-256F300S"
		 In "Variant Tables of TC39x": added Feature Package "E" devices (Emulation Devices).
V1.3	2019-06-12	 Added the TC39x "BD" step Variants to Chapter 1 Removed the following Variants SAK-TC397XT-25 6F300S, SAK-TC397TT-25 6F300S for "BC" Step, Chapter 2 Chapter 1 and 2: TC39x Bx step variants table format changed to fit all the contents.
		 Chapter 1 and 2:Added new row in the variant tables called "AMU" with the footnote for additional details. Chapter: About this document: Feature package definitions are updated to consistent with the product naming nomenclature definition.
V1.4	2020-01-09	 Added the new TC39x "BD" step Variants SAL-TC397QP-192F300S,SAL-TC397QP-256F300S,SAL-TC397XZ-256F300S,SAL-TC397XX-256F300S to Chapter 1 Page 1: About the document:Feature Package 'X' definition is updated to remove CIF. Chapter 1 and 2:Added new row in the variant tables called "CIF"
		indicating the Camera Interface availability.
V1.5	2020-04-29	 Chapter 3: Added a note on the MCDS availability in productive devices. About this document section: Added an additional note for the Feature package 'E'.
V1.6	2020-11-19	 Chapter 1, 2: Added a Foot note for the 'MCDS Availability' to explain its usage. Chapter 3: Updated 'MCDS Availability' section to describe its usage.
V1.7	2021-06-17	Chapter 1: Added a new TC39x BD variant: SAK-TC399QP-192F300S.
		1

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2021-06 Published by Infineon Technologies AG 81726 Munich, Germany

© 2021 Infineon Technologies AG All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference IFX-aah1559043745375

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

OPEN MARKET VERSION