

# AURIX™ TC35x

## About this document

### Scope and purpose

The Appendix supplies information specific for the TC35x supplementing the family documentation.

## Table of Contents

	<b>About this document</b> .....	<b>Preface-1</b>
	<b>Table of Contents</b> .....	<b>TOC-1</b>
<b>1</b>	<b>Introduction</b> .....	<b>1-1</b>
<b>2</b>	<b>Memory Maps (MEMMAP)</b> .....	<b>2-1</b>
2.1	Overview .....	2-1
2.2	Functional Description .....	2-1
2.2.1	Segments .....	2-1
2.3	Bus Fabric SRI .....	2-2
2.4	Bus Instance SPB .....	2-8
2.5	Bus Instance BBB .....	2-11
2.6	Revision History .....	2-13
<b>3</b>	<b>TC35x Firmware</b> .....	<b>3-1</b>
3.1	Checker Software exit information for ALL CHECKS PASSED .....	3-1
3.2	Revision History .....	3-1
<b>4</b>	<b>On-Chip System Connectivity {and Bridges}</b> .....	<b>4-1</b>
4.1	TC35x Specific IP Configuration .....	4-1
4.2	TC35x Specific Register Set .....	4-2
4.3	TC35x Specific Registers .....	4-4
4.3.1	sri slave interface .....	4-4
4.4	Connectivity .....	4-4
4.5	Interconnection Matrices .....	4-4
4.5.1	Domain 0 Interconnection Matrix .....	4-4
4.6	Revision History .....	4-5
4.7	FPI Bus Control Units (SBCU, EBCU) .....	4-7
4.7.1	TC35x Specific IP Configuration .....	4-7
4.7.2	SBCU Control Unit Registers .....	4-7
4.7.2.1	SBCU Control Registers Descriptions .....	4-10
4.7.2.2	SBCU OCDS Registers Descriptions .....	4-11
4.7.3	EBCU Control Unit Registers .....	4-18
4.7.3.1	EBCU Control Registers Descriptions .....	4-21
4.7.3.2	EBCU OCDS Registers Descriptions .....	4-22
4.7.4	Connectivity .....	4-29
4.7.4.1	SBCU Connectivity .....	4-29
4.7.4.2	EBCU Connectivity .....	4-29
4.7.5	Revision History .....	4-29
<b>5</b>	<b>CPU Subsystem (CPU)</b> .....	<b>5-1</b>
5.1	TC35x Specific Configuration .....	5-1
5.2	TC35x Specific Register Set .....	5-1
5.3	TC35x Specific Registers .....	5-25
5.3.1	SRI slave interface for SFR+CSFR .....	5-25
5.4	Connectivity .....	5-26
5.5	Revision History .....	5-26
<b>6</b>	<b>Non Volatile Memory (NVM) Subsystem</b> .....	<b>6-1</b>
6.1	Overview .....	6-1
6.2	Revision History .....	6-4

6.3	Data Memory Unit (DMU) .....	6-5
6.3.1	TC35x Specific Register Set .....	6-5
6.3.2	TC35x Specific Registers .....	6-11
6.3.2.1	SRI slave interface - Register Address Space .....	6-11
6.3.3	Connectivity .....	6-16
6.3.4	Revision History .....	6-16
6.4	Non Volatile Memory (NVM) .....	6-17
6.4.1	TC35x Specific Register Set .....	6-17
6.4.2	Connectivity .....	6-18
6.4.3	Revision History .....	6-19
<b>7</b>	<b>Local Memory Unit (LMU) .....</b>	<b>7-1</b>
7.1	TC35x Specific IP Configuration .....	7-1
7.2	TC35x Specific Register Set .....	7-1
7.3	TC35x Specific Registers .....	7-5
7.4	Connectivity .....	7-5
7.5	Revision History .....	7-5
<b>8</b>	<b>Default Application Memory (LMU_DAM) .....</b>	<b>8-1</b>
<b>9</b>	<b>System Control Unit (SCU) .....</b>	<b>9-1</b>
9.1	TC35x Specific IP Configuration .....	9-1
9.1.1	LBIST considerations for TC35x .....	9-1
9.1.1.1	TC35x AA .....	9-1
9.1.1.2	TC35x AB .....	9-1
9.2	TC35x Specific Register Set .....	9-3
9.3	TC35x Specific Registers .....	9-11
9.3.1	SCU: Connections to FPI/BPI bus .....	9-11
9.4	Connectivity .....	9-26
9.5	Revision History .....	9-29
<b>10</b>	<b>Clocking System .....</b>	<b>10-1</b>
<b>11</b>	<b>Power Management System (PMS) .....</b>	<b>11-1</b>
11.1	TC35x Specific IP Configuration .....	11-1
11.2	TC35x Specific Register Set .....	11-2
11.3	TC35x Specific Registers .....	11-6
11.4	Connectivity .....	11-7
11.5	Revision History .....	11-7
<b>12</b>	<b>Power Management System for Low-End (PMSLE) .....</b>	<b>12-1</b>
<b>13</b>	<b>Memory Test Unit (MTU) .....</b>	<b>13-1</b>
13.1	TC35x Specific IP Configuration .....	13-1
13.2	Handling of Large DSPR SRAMs .....	13-1
13.3	TC35x Specific Register Set .....	13-2
13.4	TC35x Specific Registers .....	13-3
13.4.1	MEMTEST Implementation .....	13-3
13.4.2	MEMMAP Implementation .....	13-9
13.4.3	MEMSTAT Implementation .....	13-12
13.4.4	MEMDONE Implementation .....	13-16
13.4.5	MEMFDA Implementation .....	13-21
13.5	SSH Instances .....	13-27
13.5.1	Ganging for SRAM test and initialization .....	13-30

13.6	Connectivity .....	13-32
13.7	Revision History .....	13-33
<b>14</b>	<b>General Purpose I/O Ports and Peripheral I/O Lines (Ports) .....</b>	<b>14-1</b>
14.1	TC35x Specific IP Configuration .....	14-1
14.2	TC35x Specific Register Set .....	14-1
14.3	Pn Registers .....	14-23
14.3.1	SPB bus slave interface .....	14-23
14.4	Connectivity .....	14-97
14.5	Revision History .....	14-98
<b>15</b>	<b>Safety Management Unit (SMU) .....</b>	<b>15-1</b>
15.1	TC35x Specific IP Configuration .....	15-1
15.2	TC35x Specific Register Set .....	15-2
15.3	TC35x Specific Registers .....	15-4
15.3.1	TC35x Specific Registers .....	15-5
15.3.1.1	FPI slave interface .....	15-5
15.4	TC35x Specific Alarm Mapping .....	15-24
15.4.1	TC35x Specific Pre-Alarms .....	15-24
15.4.2	TC35x Specific Alarms .....	15-30
15.5	Connectivity .....	15-48
15.6	Revision History .....	15-49
<b>16</b>	<b>Interrupt Router (IR) .....</b>	<b>16-1</b>
16.1	TC35x Specific Interrupt Router Configuration .....	16-1
16.2	TC35x Specific Control Registers .....	16-2
16.3	TC35x Specific Registers .....	16-5
16.3.1	IR Status and Control Registers .....	16-5
16.4	TC35x Specific Service Request Control (SRC) registers .....	16-6
16.5	TC35x Specific Registers .....	16-10
16.5.1	IR Service Request Control Registers (SRC) .....	16-10
16.6	Revision History .....	16-27
<b>17</b>	<b>Flexible CRC Engine (FCE) .....</b>	<b>17-1</b>
17.1	TC35x Specific IP Configuration .....	17-1
17.2	TC35x Specific Register Set .....	17-2
17.3	TC35x Specific Registers .....	17-3
17.4	Connectivity .....	17-3
17.5	Revision History .....	17-3
<b>18</b>	<b>Direct Memory Access (DMA) .....</b>	<b>18-1</b>
18.1	TC35x Specific IP Configuration .....	18-1
18.2	TC35x Specific Register Set .....	18-1
18.3	TC35x Specific Registers .....	18-4
18.4	Connectivity .....	18-4
18.5	Revision History .....	18-4
<b>19</b>	<b>Signal Processing Unit (SPU) .....</b>	<b>19-1</b>
19.1	TC35x Specific IP Configuration .....	19-1
19.2	TC35x Specific Register Set .....	19-1
19.3	TC35x Specific Registers .....	19-11
19.4	Connectivity .....	19-11
19.5	Revision History .....	19-12

<b>20</b>	<b>SPU Lockstep Module (SPULCKSTP)</b>	<b>20-1</b>
20.1	TC35x Specific IP Configuration	20-1
20.2	TC35x Specific Register Set	20-1
20.3	TC35x Specific Registers	20-2
20.4	Connectivity	20-2
20.5	Revision History	20-2
<b>21</b>	<b>Extended Memory (EMEM)</b>	<b>21-1</b>
21.1	TC35x Specific IP Configuration	21-1
21.2	TC35x Specific Register Set	21-1
21.3	TC35x Specific Registers	21-4
21.4	Connectivity	21-4
21.5	Revision History	21-5
<b>22</b>	<b>Radar Interface (RIF)</b>	<b>22-1</b>
22.1	TC35x Specific IP Configuration	22-1
22.2	TC35x Specific Register Set	22-1
22.2.1	Address Map	22-1
22.3	TC35x Specific Registers	22-1
22.4	Connectivity	22-1
22.5	Revision History	22-3
<b>23</b>	<b>High Speed Pulse Density Modulation Module (HSPDM)</b>	<b>23-1</b>
23.1	TC35x Specific IP Configuration	23-1
23.2	TC35x Specific Register Set	23-1
23.2.1	Address Map	23-1
23.3	TC35x Specific Registers	23-1
23.4	Connectivity	23-1
23.4.1	Connections Regarding Hardware Run Feature	23-1
23.4.2	Pinning and Layout	23-2
23.5	Revision History	23-2
<b>24</b>	<b>Camera and ADC Interface (CIF)</b>	<b>24-1</b>
<b>25</b>	<b>System Timer (STM)</b>	<b>25-1</b>
25.1	TC35x Specific IP Configuration	25-1
25.2	TC35x Specific Register Set	25-1
25.3	TC35x Specific Registers	25-1
25.4	Connectivity	25-1
25.5	Revision History	25-2
<b>26</b>	<b>Generic Timer Module (GTM)</b>	<b>26-1</b>
<b>27</b>	<b>Capture/Compare Unit 6 (CCU6)</b>	<b>27-1</b>
27.1	TC35x Specific Register Set	27-1
27.2	TC35x Specific Registers	27-7
27.3	Connectivity	27-7
27.4	Revision History	27-12
<b>28</b>	<b>General Purpose Timer Unit (GPT12)</b>	<b>28-1</b>
28.1	TC35x Specific Register Set	28-1
28.2	TC35x Specific Registers	28-1
28.3	Connectivity	28-2
28.4	Revision History	28-3
<b>29</b>	<b>Converter Control Block (CONVCTRL)</b>	<b>29-1</b>

29.1	TC35x-Specific IP Configuration .....	29-1
29.2	TC35x Specific Register Set .....	29-1
29.3	TC35x Specific Registers .....	29-1
29.4	Connectivity .....	29-2
29.5	Revision History .....	29-2
<b>30</b>	<b>Enhanced Versatile Analog-to-Digital Converter (EVADC) .....</b>	<b>30-1</b>
30.1	TC35x-Specific IP Configuration .....	30-1
30.2	TC35x Specific Register Set .....	30-2
30.3	Connectivity .....	30-3
30.3.1	Analog Module Connections .....	30-3
30.3.2	Digital Module Connections .....	30-5
30.4	Revision History .....	30-7
<b>31</b>	<b>Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC) .....</b>	<b>31-1</b>
<b>32</b>	<b>Inter-Integrated Circuit (I2C) .....</b>	<b>32-1</b>
32.1	TC35x Specific IP Configuration .....	32-1
32.2	TC35x Specific Register Set .....	32-1
32.3	TC35x Specific Registers .....	32-1
32.4	Connectivity .....	32-1
32.5	Revision History .....	32-2
<b>33</b>	<b>High Speed Serial Link (HSSL) .....</b>	<b>33-1</b>
<b>34</b>	<b>Asynchronous Serial Interface (ASCLIN) .....</b>	<b>34-1</b>
34.1	TC35x Specific IP Configuration .....	34-1
34.2	TC35x Specific Register Set .....	34-2
34.3	TC35x Specific Registers .....	34-10
34.4	Connectivity .....	34-10
34.5	Revision History .....	34-14
<b>35</b>	<b>Queued Synchronous Peripheral Interface (QSPI) .....</b>	<b>35-1</b>
35.1	TC35x Specific IP Configuration .....	35-1
35.2	TC35x Specific Register Set .....	35-2
35.3	TC35x Specific Registers .....	35-10
35.3.1	Register block QSPI .....	35-10
35.4	Connectivity .....	35-14
35.5	Revision History .....	35-19
<b>36</b>	<b>Micro Second Channel (MSC) .....</b>	<b>36-1</b>
<b>37</b>	<b>Single Edge Nibble Transmission (SENT) .....</b>	<b>37-1</b>
<b>38</b>	<b>CAN Interface (MCMCAN) .....</b>	<b>38-1</b>
38.1	TC35x Specific IP Configuration .....	38-1
38.2	TC35x Specific Register Set .....	38-2
38.3	TC35x Specific Registers .....	38-12
38.3.1	Bus Interface .....	38-12
38.4	Connectivity .....	38-13
38.5	Revision History .....	38-17
<b>39</b>	<b>FlexRay™ Protocol Controller (E-Ray) .....</b>	<b>39-1</b>
39.1	TC35x Specific IP Configuration .....	39-1
39.2	TC35x Specific Register Set .....	39-2
39.3	TC35x Specific Registers .....	39-9

39.4	Connectivity .....	39-9
39.5	Revision History .....	39-10
<b>40</b>	<b>Peripheral Sensor Interface (PSI5) .....</b>	<b>40-1</b>
<b>41</b>	<b>Peripheral Sensor Interface with Serial PHY Connection (PSI5-S) .....</b>	<b>41-1</b>
<b>42</b>	<b>Gigabit Ethernet MAC (GETH) .....</b>	<b>42-1</b>
42.1	TC35x Specific IP Configuration .....	42-1
42.2	TC35x Specific Register Set .....	42-1
42.3	TC35x Specific Registers .....	42-18
42.4	Connectivity .....	42-18
42.5	DMA Burst Lengths Limitations by the System .....	42-19
42.6	Buffer and Descriptor Alignment .....	42-20
42.7	Embedded FIFOs .....	42-20
42.8	Master TAG ID .....	42-20
42.9	Interrupt Service Requests .....	42-20
42.10	Clocks .....	42-21
42.11	Revision History .....	42-22
<b>43</b>	<b>External Bus Unit (EBU) .....</b>	<b>43-1</b>
<b>44</b>	<b>SD- and eMMC Interface (SDMMC) .....</b>	<b>44-1</b>
<b>45</b>	<b>Hardware Security Module (HSM) .....</b>	<b>45-1</b>
<b>46</b>	<b>Input Output Monitor (IOM) .....</b>	<b>46-1</b>
46.1	TC35x Specific IP Configuration .....	46-1
46.2	TC35x Specific Register Set .....	46-1
46.3	TC35x Specific Registers .....	46-1
46.4	Connectivity .....	46-1
46.5	Revision History .....	46-3
<b>47</b>	<b>8-Bit Standby Controller (SCR) .....</b>	<b>47-1</b>
	<b>Revision history .....</b>	<b>RevisionHistory-1</b>

---

## Introduction

### 1 Introduction

For Introduction, block diagrams and feature set consult the family document.

For Pinning consult the Data Sheet.



## Memory Maps (MEMMAP)

## 2 Memory Maps (MEMMAP)

This is the automatically generated memory map of the TC35x.

### 2.1 Overview

The memory map describes the address locations and access possibilities for the units, memories, and reserved areas as “seen” from the different on-chip buses’ point of view.

### 2.2 Functional Description

The bus-specific address maps describe how the different bus master devices react on accesses to on-chip memories and modules, and which address ranges are valid or invalid for the corresponding buses.

The detailed address mapping of e.g. control registers, SRAM blocks or flash banks/sectors within a module is described in the related module chapter.

The SFI is an uni-directional bridge for access from SPB to SRI and therefore not mentioned here as an SRI master in the Address Map. The SFI is fully transparent and does not include an address translation mechanism.

*Note: In addition to the here described system address map, each TriCore has a TriCore IP internal access to its PSPR via C000\_0000<sub>H</sub> and an internal access to its DSPR via D000\_0000<sub>H</sub>. This additional/private view to the local scratch pad SRAMs is described in the CPU chapter.*

**Table 1** defines the acronyms and other terms that are used in the address maps.

**Table 1 Definition of Acronyms and Terms**

Term	Description
BE	A bus access is terminated with a bus error.
ok	A bus access is allowed and is executed.
16	A bus access with width 16 and 32 bits is allowed and executed.
32	A bus access with width 32 bits is allowed and executed.
Access	A bus access is allowed and is executed.

#### 2.2.1 Segments

This section summarizes the contents of the segments.

##### Segments 0 and 2

These memory segments are reserved.

##### Segments 1 and 3-7

These memory segments allow access to the CPUs Program and Data Scratch Pad SRAM (PSPR, DSPR), Program and Data Cache SRAMs (PCACHE, DCACHE) as well as TAG SRAMs related to Program and Data Cache (PTAG SRAM<sup>1)</sup> and DTAG SRAM<sup>1)</sup>).

Where DCACHE is supported, DCACHE and DTAG SRAM<sup>1)</sup> can be only accessed if the Data Cache is disabled.

PCACHE and PTAG SRAMs<sup>1)</sup> can be only accessed if the related Program Cache is disabled.

1) TAG SRAMs are not meant to be used as general SRAMs and can be accessed only with single data access and only with 64 bit aligned address.

## Memory Maps (MEMMAP)

The attribute of these segments (cached / non-cached) can be partially configured<sup>1)</sup> for each CPUs data and program side individually (see CPU chapter: Physical Memory Attribute Registers, PMAx).

### Segment 8

This memory segment allows cached access to PFlash and BROM.

### Segment 9

This memory segment allows cached access to LMU and to EMEM.

### Segment 10

This memory segment allows non-cached access to PFlash, DFlash and BROM.

### Segment 11

This memory segment allows non-cached access to LMU and to EMEM.

### Segment 12

This memory segment is reserved.

### Segment 13

This memory segment is reserved.

### Segment 14

This memory segment is reserved.

### Segment 15

The lower 128 Mbyte is SPB address space and the upper 128 Mbyte is SRI address space.

## 2.3 Bus Fabric SRI

This is the merged view of all SRI Bus Segments as used in the TC35x.

**Table 2 Address Map as seen by Bus Masters on Bus SRI**

Address Range		Size	Unit	Access Type	
from	to			Read	Write
00000000 <sub>H</sub>	4FFFFFFF <sub>H</sub>	-	Reserved	BE	BE
50000000 <sub>H</sub>	50017FFF <sub>H</sub>	96 Kbyte	Data ScratchPad RAM (CPU2)	ok	ok
50018000 <sub>H</sub>	5001BFFF <sub>H</sub>	16 Kbyte	Data Cache RAM (CPU2)	ok	ok
5001C000 <sub>H</sub>	500BFFFF <sub>H</sub>	-	Reserved	BE	BE
500C0000 <sub>H</sub>	500C17FF <sub>H</sub>	6 Kbyte	Data Cache Tag RAM (CPU2)	ok	ok
500C1800 <sub>H</sub>	500FFFFFF <sub>H</sub>	-	Reserved	BE	BE
50100000 <sub>H</sub>	5010FFFF <sub>H</sub>	64 Kbyte	Program ScratchPad RAM (CPU2)	ok	ok
50110000 <sub>H</sub>	50117FFF <sub>H</sub>	32 Kbyte	Program Cache RAM (CPU2)	ok	ok
50118000 <sub>H</sub>	501BFFFF <sub>H</sub>	-	Reserved	BE	BE

1) Mapping of Cache and TAG SRAMs is controlled via the MTU register MTU\_MEMMAP.

## Memory Maps (MEMMAP)

Table 2 Address Map as seen by Bus Masters on Bus SRI (cont'd)

Address Range		Size	Unit	Access Type	
from	to			Read	Write
501C0000 <sub>H</sub>	501C2FFF <sub>H</sub>	12 Kbyte	Program Cache TAG RAM (CPU2)	ok	ok
501C3000 <sub>H</sub>	5FFFFFFF <sub>H</sub>	-	Reserved	BE	BE
60000000 <sub>H</sub>	6003BFFF <sub>H</sub>	240 Kbyte	Data ScratchPad RAM (CPU1)	ok	ok
6003C000 <sub>H</sub>	6003FFFF <sub>H</sub>	16 Kbyte	Data Cache RAM (CPU1)	ok	ok
60040000 <sub>H</sub>	600BFFFF <sub>H</sub>	-	Reserved	BE	BE
600C0000 <sub>H</sub>	600C17FF <sub>H</sub>	6 Kbyte	Data Cache Tag RAM (CPU1)	ok	ok
600C1800 <sub>H</sub>	600FFFFF <sub>H</sub>	-	Reserved	BE	BE
60100000 <sub>H</sub>	6010FFFF <sub>H</sub>	64 Kbyte	Program ScratchPad RAM (CPU1)	ok	ok
60110000 <sub>H</sub>	60117FFF <sub>H</sub>	32 Kbyte	Program Cache RAM (CPU1)	ok	ok
60118000 <sub>H</sub>	601BFFFF <sub>H</sub>	-	Reserved	BE	BE
601C0000 <sub>H</sub>	601C2FFF <sub>H</sub>	12 Kbyte	Program Cache TAG RAM (CPU1)	ok	ok
601C3000 <sub>H</sub>	6FFFFFFF <sub>H</sub>	-	Reserved	BE	BE
70000000 <sub>H</sub>	7003BFFF <sub>H</sub>	240 Kbyte	Data ScratchPad RAM (CPU0)	ok	ok
7003C000 <sub>H</sub>	7003FFFF <sub>H</sub>	16 Kbyte	Data Cache RAM (CPU0)	ok	ok
70040000 <sub>H</sub>	700BFFFF <sub>H</sub>	-	Reserved	BE	BE
700C0000 <sub>H</sub>	700C17FF <sub>H</sub>	6 Kbyte	Data Cache Tag RAM (CPU0)	ok	ok
700C1800 <sub>H</sub>	700FFFFF <sub>H</sub>	-	Reserved	BE	BE
70100000 <sub>H</sub>	7010FFFF <sub>H</sub>	64 Kbyte	Program ScratchPad RAM (CPU0)	ok	ok
70110000 <sub>H</sub>	70117FFF <sub>H</sub>	32 Kbyte	Program Cache RAM (CPU0)	ok	ok
70118000 <sub>H</sub>	701BFFFF <sub>H</sub>	-	Reserved	BE	BE
701C0000 <sub>H</sub>	701C2FFF <sub>H</sub>	12 Kbyte	Program Cache TAG RAM (CPU0)	ok	ok
701C3000 <sub>H</sub>	7FFFFFFF <sub>H</sub>	-	Reserved	BE	BE
80000000 <sub>H</sub>	801FFFFF <sub>H</sub>	2 Mbyte	Program Flash (PFI0)	ok	ok
80200000 <sub>H</sub>	802FFFFF <sub>H</sub>	-	Reserved	BE	BE
80300000 <sub>H</sub>	804FFFFF <sub>H</sub>	2 Mbyte	Program Flash (PFI1)	ok	ok
80500000 <sub>H</sub>	8FDFFFFF <sub>H</sub>	-	Reserved	BE	BE
8FE00000 <sub>H</sub>	8FE7FFFF <sub>H</sub>	512 Kbyte	Online Data Acquisition (OLDA) (DOM0)	BE	ok
8FE80000 <sub>H</sub>	8FFEFFFF <sub>H</sub>	-	Reserved	BE	BE
8FFF0000 <sub>H</sub>	8FFFFFFF <sub>H</sub>	64 Kbyte	Boot ROM (BROM) (DMU)	ok	ok
90000000 <sub>H</sub>	9000FFFF <sub>H</sub>	64 Kbyte	DLMU RAM (CPU0)	ok	ok
90010000 <sub>H</sub>	9001FFFF <sub>H</sub>	64 Kbyte	DLMU RAM (CPU1)	ok	ok
90020000 <sub>H</sub>	9002FFFF <sub>H</sub>	64 Kbyte	DLMU RAM (CPU2)	ok	ok
90030000 <sub>H</sub>	9003FFFF <sub>H</sub>	-	Reserved	BE	BE
90040000 <sub>H</sub>	9007FFFF <sub>H</sub>	256 Kbyte	LMU RAM (LMU0)	ok	ok
90080000 <sub>H</sub>	900BFFFF <sub>H</sub>	256 Kbyte	LMU RAM (LMU1)	ok	ok
900C0000 <sub>H</sub>	98FFFFFF <sub>H</sub>	-	Reserved	BE	BE

## Memory Maps (MEMMAP)

**Table 2 Address Map as seen by Bus Masters on Bus SRI (cont'd)**

Address Range		Size	Unit	Access Type	
from	to			Read	Write
99000000 <sub>H</sub>	990FFFFF <sub>H</sub>	1 Mbyte	SRI slave interface 0 (access to EMEM module RAM, cached segment) (EMEMRAM0)	ok	ok
99100000 <sub>H</sub>	991FFFFF <sub>H</sub>	1 Mbyte	SRI slave interface 1 (access to EMEM module RAM, cached segment) (EMEMRAM1)	ok	ok
99200000 <sub>H</sub>	9FFFFFFF <sub>H</sub>	-	Reserved	BE	BE
A0000000 <sub>H</sub>	A01FFFFF <sub>H</sub>	2 Mbyte	Program Flash (PFI0_NC)	ok	ok
A0200000 <sub>H</sub>	A02FFFFF <sub>H</sub>	-	Reserved	BE	BE
A0300000 <sub>H</sub>	A04FFFFF <sub>H</sub>	2 Mbyte	Program Flash (PFI1_NC)	ok	ok
A0500000 <sub>H</sub>	A7FFFFFF <sub>H</sub>	-	Reserved	BE	BE
A8000000 <sub>H</sub>	A8003FFF <sub>H</sub>	16 Kbyte	Erase Counter (PFI0)	ok	ok
A8004000 <sub>H</sub>	A807FFFF <sub>H</sub>	-	Reserved	BE	BE
A8080000 <sub>H</sub>	A80FFFFFF <sub>H</sub>	512 Kbyte	Register address space (PFI0)	ok	ok
A8100000 <sub>H</sub>	A82FFFFFF <sub>H</sub>	-	Reserved	BE	BE
A8300000 <sub>H</sub>	A8303FFF <sub>H</sub>	16 Kbyte	Erase Counter (PFI1)	ok	ok
A8304000 <sub>H</sub>	A837FFFF <sub>H</sub>	-	Reserved	BE	BE
A8380000 <sub>H</sub>	A83FFFFFF <sub>H</sub>	512 Kbyte	Register address space (PFI1)	ok	ok
A8400000 <sub>H</sub>	AFFFFFFF <sub>H</sub>	-	Reserved	BE	BE
AF000000 <sub>H</sub>	AF01FFFF <sub>H</sub>	128 Kbyte	Data Flash 0 EEPROM (DF0) and Host Command Sequence Interpreter (DMU)	ok	ok
AF020000 <sub>H</sub>	AF3FFFFFF <sub>H</sub>	-	Reserved	BE	BE

## Memory Maps (MEMMAP)

Table 2 Address Map as seen by Bus Masters on Bus SRI (cont'd)

Address Range		Size	Unit	Access Type	
from	to			Read	Write
AF400000 <sub>H</sub>	AF405FFF <sub>H</sub>	24 Kbyte	UCB_BMHD0_ORIG (UCB)	ok	ok
			UCB_BMHD1_ORIG (UCB)	ok	ok
			UCB_BMHD2_ORIG (UCB)	ok	ok
			UCB_BMHD3_ORIG (UCB)	ok	ok
			UCB_SSW (UCB)	ok	ok
			UCB_USER (UCB)	ok	ok
			UCB_TEST (UCB)	ok	ok
			UCB_HSMCFG (UCB)	ok	ok
			UCB_BMHD0_COPY (UCB)	ok	ok
			UCB_BMHD1_COPY (UCB)	ok	ok
			UCB_BMHD2_COPY (UCB)	ok	ok
			UCB_BMHD3_COPY (UCB)	ok	ok
			UCB_REDSEC (UCB)	ok	ok
			Reserved (UCB)	ok	ok
			Reserved (UCB)	ok	ok
			UCB_RETEST (UCB)	ok	ok
			UCB_PFLASH_ORIG (UCB)	ok	ok
			UCB_DFLASH_ORIG (UCB)	ok	ok
			UCB_DBG_ORIG (UCB)	ok	ok
			UCB_HSM_ORIG (UCB)	ok	ok
			UCB_HSMCOTP0_ORIG (UCB)	ok	ok
			UCB_HSMCOTP1_ORIG (UCB)	ok	ok
			UCB_ECPRIO_ORIG (UCB)	ok	ok
			UCB_SWAP_ORIG (UCB)	ok	ok
			UCB_PFLASH_COPY (UCB)	ok	ok
			UCB_DFLASH_COPY (UCB)	ok	ok
			UCB_DBG_COPY (UCB)	ok	ok
			UCB_HSM_COPY (UCB)	ok	ok
			UCB_HSMCOTP0_COPY (UCB)	ok	ok
			UCB_HSMCOTP1_COPY (UCB)	ok	ok
			UCB_ECPRIO_COPY (UCB)	ok	ok
			UCB_SWAP_COPY (UCB)	ok	ok

## Memory Maps (MEMMAP)

Table 2 Address Map as seen by Bus Masters on Bus SRI (cont'd)

Address Range		Size	Unit	Access Type	
from	to			Read	Write
cont'd			UCB_OTP0_ORIG (UCB)	ok	ok
			UCB_OTP1_ORIG (UCB)	ok	ok
			UCB_OTP2_ORIG (UCB)	ok	ok
			UCB_OTP3_ORIG (UCB)	ok	ok
			UCB_OTP4_ORIG (UCB)	ok	ok
			UCB_OTP5_ORIG (UCB)	ok	ok
			UCB_OTP6_ORIG (UCB)	ok	ok
			UCB_OTP7_ORIG (UCB)	ok	ok
			UCB_OTP0_COPY (UCB)	ok	ok
			UCB_OPT1_COPY (UCB)	ok	ok
			UCB_OPT2_COPY (UCB)	ok	ok
			UCB_OPT3_COPY (UCB)	ok	ok
			UCB_OPT4_COPY (UCB)	ok	ok
			UCB_OPT5_COPY (UCB)	ok	ok
			UCB_OPT6_COPY (UCB)	ok	ok
			UCB_OPT7_COPY (UCB)	ok	ok
AF406000 <sub>H</sub>	AF7FFFFFF <sub>H</sub>	-	Reserved	BE	BE
AF800000 <sub>H</sub>	AF80FFFF <sub>H</sub>	64 Kbyte	Configuration Sector Layout (CFS)	ok	ok
AF810000 <sub>H</sub>	AFBFFFFFF <sub>H</sub>	-	Reserved	BE	BE
AFC00000 <sub>H</sub>	AFC1FFFF <sub>H</sub>	128 Kbyte	Data Flash 1 EEPROM (DF1) and HSM Command Sequence Interpreter (DMU)	ok	ok
AFC20000 <sub>H</sub>	AFDFFFFFF <sub>H</sub>	-	Reserved	BE	BE
AFE00000 <sub>H</sub>	AFE7FFFF <sub>H</sub>	512 Kbyte	Online Data Acquisition (OLDA) (DOM0_NC)	BE	ok
AFE80000 <sub>H</sub>	AFFEFFFF <sub>H</sub>	-	Reserved	BE	BE
AFF00000 <sub>H</sub>	FFFFFFF <sub>H</sub>	64 Kbyte	Boot ROM (BROM) (DMU)	ok	ok
B0000000 <sub>H</sub>	B000FFFF <sub>H</sub>	64 Kbyte	DLMU RAM (CPU0_NC)	ok	ok
B0010000 <sub>H</sub>	B001FFFF <sub>H</sub>	64 Kbyte	DLMU RAM (CPU1_NC)	ok	ok
B0020000 <sub>H</sub>	B002FFFF <sub>H</sub>	64 Kbyte	DLMU RAM (CPU2_NC)	ok	ok
B0030000 <sub>H</sub>	B003FFFF <sub>H</sub>	-	Reserved	BE	BE
B0040000 <sub>H</sub>	B007FFFF <sub>H</sub>	256 Kbyte	LMU RAM (LMU0)	ok	ok
B0080000 <sub>H</sub>	B00BFFFF <sub>H</sub>	256 Kbyte	LMU RAM (LMU1)	ok	ok
B00C0000 <sub>H</sub>	B8FFFFFF <sub>H</sub>	-	Reserved	BE	BE
B9000000 <sub>H</sub>	B90FFFFFF <sub>H</sub>	1 Mbyte	SRI slave interface 0 (access to EMEM module RAM, non-cached segment) (EMEMRAM0)	ok	ok
B9100000 <sub>H</sub>	B91FFFFFF <sub>H</sub>	1 Mbyte	SRI slave interface 1 (access to EMEM module RAM, non-cached segment) (EMEMRAM1)	ok	ok
B9200000 <sub>H</sub>	B93FFFFFF <sub>H</sub>	-	Reserved	BE	BE
B9400000 <sub>H</sub>	B947FFFF <sub>H</sub>	512 Kbyte	Non-Cached XTM Ram address range (SFIBRIDGE2) Bridge to Bus BBB (SFIBRIDGE2)	ok	ok
B9480000 <sub>H</sub>	F801FFFF <sub>H</sub>	-	Reserved	BE	BE
F8020000 <sub>H</sub>	F8027FFF <sub>H</sub>	32 Kbyte	sri slave interface (FSIRAM)	ok	ok

## Memory Maps (MEMMAP)

Table 2 Address Map as seen by Bus Masters on Bus SRI (cont'd)

Address Range		Size	Unit	Access Type	
from	to			Read	Write
F8028000 <sub>H</sub>	F802FFFF <sub>H</sub>	-	Reserved	BE	BE
F8030000 <sub>H</sub>	F80300FF <sub>H</sub>	256 byte	sri slave interface (FSI)	ok	ok
F8030100 <sub>H</sub>	F8037FFF <sub>H</sub>	-	Reserved	BE	BE
F8038000 <sub>H</sub>	F803FFFF <sub>H</sub>	32 Kbyte	sri slave interface (PMU)	ok	ok
F8040000 <sub>H</sub>	F807FFFF <sub>H</sub>	256 Kbyte	sri slave interface (DMU)	ok	ok
F8080000 <sub>H</sub>	F80FFFFF <sub>H</sub>	-	Reserved	BE	BE
F8100000 <sub>H</sub>	F810FFFF <sub>H</sub>	64 Kbyte	Special Function Registers (LMU0)	ok	ok
F8110000 <sub>H</sub>	F811FFFF <sub>H</sub>	64 Kbyte	Special Function Registers (LMU1)	ok	ok
F8120000 <sub>H</sub>	F86FFFFF <sub>H</sub>	-	Reserved	BE	BE
F8700000 <sub>H</sub>	F870FFFF <sub>H</sub>	64 Kbyte	sri slave interface (DOM0)	ok	ok
F8710000 <sub>H</sub>	F87FFFFF <sub>H</sub>	-	Reserved	BE	BE
F8800000 <sub>H</sub>	F881FFFF <sub>H</sub>	128 Kbyte	Safety Memory Protection Register (CPU0) DLMU Safety Memory Protection registers (CPU0) Safety register protection registers (CPU0) Kernel Reset registers (CPU0) Flash Configuration registers (CPU0) Overlay Block Control registers (CPU0) Memory Integrity Registers (CPU0) Core Special Function Registers (CPU0) General Purpose Registers (CPU0) Memory Protection Registers (CPU0) Temporal Protection System registers (CPU0) Floating point register (CPU0) Core Debug Performance Counter registers (CPU0) Data Memory Interface registers (CPU0) Program Memory Interface registers (CPU0)	ok ok ok ok ok ok ok ok ok ok ok ok ok ok ok	ok ok ok ok ok ok ok ok ok ok ok ok ok ok ok
F8820000 <sub>H</sub>	F883FFFF <sub>H</sub>	128 Kbyte	Safety Memory Protection Register (CPU1) DLMU Safety Memory Protection registers (CPU1) Safety register protection registers (CPU1) Kernel Reset registers (CPU1) Flash Configuration registers (CPU1) Overlay Block Control registers (CPU1) Memory Integrity Registers (CPU1) Core Special Function Registers (CPU1) General Purpose Registers (CPU1) Memory Protection Registers (CPU1) Temporal Protection System registers (CPU1) Floating point register (CPU1) Core Debug Performance Counter registers (CPU1) Data Memory Interface registers (CPU1) Program Memory Interface registers (CPU1)	ok ok ok ok ok ok ok ok ok ok ok ok ok ok ok	ok ok ok ok ok ok ok ok ok ok ok ok ok ok ok

## Memory Maps (MEMMAP)

**Table 2 Address Map as seen by Bus Masters on Bus SRI (cont'd)**

Address Range		Size	Unit	Access Type	
from	to			Read	Write
F8840000 <sub>H</sub>	F885FFFF <sub>H</sub>	128 Kbyte	Safety Memory Protection Register (CPU2) DLMU Safety Memory Protection registers (CPU2) Safety register protection registers (CPU2) Kernel Reset registers (CPU2) Flash Configuration registers (CPU2) Overlay Block Control registers (CPU2) Memory Integrity Registers (CPU2) Core Special Function Registers (CPU2) General Purpose Registers (CPU2) Memory Protection Registers (CPU2) Temporal Protection System registers (CPU2) Floating point register (CPU2) Core Debug Performance Counter registers (CPU2) Data Memory Interface registers (CPU2) Program Memory Interface registers (CPU2)	ok ok ok ok ok ok ok ok ok ok ok ok ok ok ok	ok ok ok ok ok ok ok ok ok ok ok ok ok ok ok
F8860000 <sub>H</sub>	F9FFFFFF <sub>H</sub>	-	Reserved	BE	BE
FA000000 <sub>H</sub>	FAFFFFFF <sub>H</sub>	16 Mbyte	Non-Cached XTM Ram address range (SFIBRIDGE2)	ok	ok
FB000000 <sub>H</sub>	FB00FFFF <sub>H</sub>	64 Kbyte	EMEM RAM SRI Interface Control Registers (EMEMMPU0)	ok	ok
FB010000 <sub>H</sub>	FB01FFFF <sub>H</sub>	64 Kbyte	EMEM RAM SRI Interface Control Registers (EMEMMPU1)	ok	ok
FB020000 <sub>H</sub>	FFBFFFFFF <sub>H</sub>	-	Reserved	BE	BE
FFC00000 <sub>H</sub>	FFC1FFFF <sub>H</sub>	128 Kbyte	Data Flash 1 EEPROM (DF1) and HSM Command Sequence Interpreter (DMU)	ok	ok
FFC20000 <sub>H</sub>	FFFFFFFF <sub>H</sub>	-	Reserved	BE	BE

## 2.4 Bus Instance SPB

**Table 3 Address Map as seen by Bus Masters on Bus SPB**

Address Range		Size	Unit	Access Type	
from	to			Read	Write
00000000 <sub>H</sub>	0FFFFFFF <sub>H</sub>	-	Reserved	BE	BE
10000000 <sub>H</sub>	FFFFFFF <sub>H</sub>	3584 Mbyte	Redirection of SRI ranges (SFIBRIDGE1) Bridge to Bus Segment 00 of SRI (SFIBRIDGE1)	ok	ok
F0000000 <sub>H</sub>	F00001FF <sub>H</sub>	512 byte	FPI slave interface (FCE)	ok	ok
F0000200 <sub>H</sub>	F00003FF <sub>H</sub>	-	Reserved	BE	BE
F0000400 <sub>H</sub>	F00005FF <sub>H</sub>	512 byte	FPI slave interface (CBS)	ok	ok
F0000600 <sub>H</sub>	F00006FF <sub>H</sub>	256 byte	FPI slave interface (ASCLIN0)	ok	ok
F0000700 <sub>H</sub>	F00007FF <sub>H</sub>	256 byte	FPI slave interface (ASCLIN1)	ok	ok
F0000800 <sub>H</sub>	F00008FF <sub>H</sub>	256 byte	FPI slave interface (ASCLIN2)	ok	ok
F0000900 <sub>H</sub>	F00009FF <sub>H</sub>	256 byte	FPI slave interface (ASCLIN3)	ok	ok



## Memory Maps (MEMMAP)

Table 3 Address Map as seen by Bus Masters on Bus SPB (cont'd)

Address Range		Size	Unit	Access Type	
from	to			Read	Write
F0000A00 <sub>H</sub>	F0000FFF <sub>H</sub>	-	Reserved	BE	BE
F0001000 <sub>H</sub>	F00010FF <sub>H</sub>	256 byte	FPI slave interface (STM0)	ok	ok
F0001100 <sub>H</sub>	F00011FF <sub>H</sub>	256 byte	FPI slave interface (STM1)	ok	ok
F0001200 <sub>H</sub>	F00012FF <sub>H</sub>	256 byte	FPI slave interface (STM2)	ok	ok
F0001300 <sub>H</sub>	F00017FF <sub>H</sub>	-	Reserved	BE	BE
F0001800 <sub>H</sub>	F00018FF <sub>H</sub>	256 byte	FPI slave interface (GPT120)	ok	ok
F0001900 <sub>H</sub>	F0001BFF <sub>H</sub>	-	Reserved	BE	BE
F0001C00 <sub>H</sub>	F0001CFF <sub>H</sub>	256 byte	Register block QSPI0 (QSPI0)	ok	ok
F0001D00 <sub>H</sub>	F0001DFF <sub>H</sub>	256 byte	Register block QSPI1 (QSPI1)	ok	ok
F0001E00 <sub>H</sub>	F0001EFF <sub>H</sub>	256 byte	Register block QSPI2 (QSPI2)	ok	ok
F0001F00 <sub>H</sub>	F0001FFF <sub>H</sub>	256 byte	Register block QSPI3 (QSPI3)	ok	ok
F0002000 <sub>H</sub>	F00029FF <sub>H</sub>	-	Reserved	BE	BE
F0002A00 <sub>H</sub>	F0002AFF <sub>H</sub>	256 byte	FPI slave interface (CCU60)	ok	ok
F0002B00 <sub>H</sub>	F0002BFF <sub>H</sub>	256 byte	FPI slave interface (CCU61)	ok	ok
F0002C00 <sub>H</sub>	F000FFFF <sub>H</sub>	-	Reserved	BE	BE
F0010000 <sub>H</sub>	F0013FFF <sub>H</sub>	16 Kbyte	FPI slave interface (DMA)	ok	ok
F0014000 <sub>H</sub>	F001BFFF <sub>H</sub>	-	Reserved	BE	BE
F001C000 <sub>H</sub>	F001CFFF <sub>H</sub>	4 Kbyte	FPI slave interface (ERAY0) ERAY RAM (ERAY0)	ok ok	ok ok
F001D000 <sub>H</sub>	F001F0FF <sub>H</sub>	8.2 Kbyte	FPI bus interface (GETH) FPI bus interface (GETH)	ok ok	ok ok
F001F100 <sub>H</sub>	F001FFFF <sub>H</sub>	-	Reserved	BE	BE
F0020000 <sub>H</sub>	F0023FFF <sub>H</sub>	16 Kbyte	FPI slave interface (EVADC)	ok	ok
F0024000 <sub>H</sub>	F0024FFF <sub>H</sub>	-	Reserved	BE	BE
F0025000 <sub>H</sub>	F00250FF <sub>H</sub>	256 byte	FPI slave interface (CONVCTRL)	ok	ok
F0025100 <sub>H</sub>	F002FFFF <sub>H</sub>	-	Reserved	BE	BE
F0030000 <sub>H</sub>	F00300FF <sub>H</sub>	256 byte	BCU Registers (SBCU)	ok	ok
F0030100 <sub>H</sub>	F0034FFF <sub>H</sub>	-	Reserved	BE	BE
F0035000 <sub>H</sub>	F00351FF <sub>H</sub>	512 byte	FPI slave interface (IOM)	ok	ok
F0035200 <sub>H</sub>	F0035FFF <sub>H</sub>	-	Reserved	BE	BE
F0036000 <sub>H</sub>	F00363FF <sub>H</sub>	1 Kbyte	SCU: Connections to FPI/BPI bus (SCU) Clocking System Registers (SCU) Power Management Registers (SCU)	ok ok ok	ok ok ok
F0036400 <sub>H</sub>	F00367FF <sub>H</sub>	-	Reserved	BE	BE
F0036800 <sub>H</sub>	F0036FFF <sub>H</sub>	2 Kbyte	FPI slave interface (SMU)	ok	ok
F0037000 <sub>H</sub>	F0037FFF <sub>H</sub>	4 Kbyte	IR Status and Control Registers (INT)	ok	ok
F0038000 <sub>H</sub>	F0039FFF <sub>H</sub>	8 Kbyte	IR Service Request Control Registers (SRC) (SRC)	ok	ok
F003A000 <sub>H</sub>	F003A0FF <sub>H</sub>	256 byte	SPB bus slave interface (P00)	ok	ok

## Memory Maps (MEMMAP)

Table 3 Address Map as seen by Bus Masters on Bus SPB (cont'd)

Address Range		Size	Unit	Access Type	
from	to			Read	Write
F003A100 <sub>H</sub>	F003A1FF <sub>H</sub>	-	Reserved	BE	BE
F003A200 <sub>H</sub>	F003A2FF <sub>H</sub>	256 byte	SPB bus slave interface (P02)	ok	ok
F003A300 <sub>H</sub>	F003A9FF <sub>H</sub>	-	Reserved	BE	BE
F003AA00 <sub>H</sub>	F003AAFF <sub>H</sub>	256 byte	SPB bus slave interface (P10)	ok	ok
F003AB00 <sub>H</sub>	F003ABFF <sub>H</sub>	256 byte	SPB bus slave interface (P11)	ok	ok
F003AC00 <sub>H</sub>	F003ACFF <sub>H</sub>	256 byte	SPB bus slave interface (P12)	ok	ok
F003AD00 <sub>H</sub>	F003ADFF <sub>H</sub>	-	Reserved	BE	BE
F003AE00 <sub>H</sub>	F003AEFF <sub>H</sub>	256 byte	SPB bus slave interface (P14)	ok	ok
F003AF00 <sub>H</sub>	F003AFFF <sub>H</sub>	256 byte	SPB bus slave interface (P15)	ok	ok
F003B000 <sub>H</sub>	F003B3FF <sub>H</sub>	-	Reserved	BE	BE
F003B400 <sub>H</sub>	F003B4FF <sub>H</sub>	256 byte	SPB bus slave interface (P20)	ok	ok
F003B500 <sub>H</sub>	F003B5FF <sub>H</sub>	256 byte	SPB bus slave interface (P21)	ok	ok
F003B600 <sub>H</sub>	F003B6FF <sub>H</sub>	256 byte	SPB bus slave interface (P22)	ok	ok
F003B700 <sub>H</sub>	F003B7FF <sub>H</sub>	256 byte	SPB bus slave interface (P23)	ok	ok
F003B800 <sub>H</sub>	F003BFFF <sub>H</sub>	-	Reserved	BE	BE
F003C000 <sub>H</sub>	F003C0FF <sub>H</sub>	256 byte	SPB bus slave interface (P32)	ok	ok
F003C100 <sub>H</sub>	F003C1FF <sub>H</sub>	256 byte	SPB bus slave interface (P33)	ok	ok
F003C200 <sub>H</sub>	F003C2FF <sub>H</sub>	256 byte	SPB bus slave interface (P34)	ok	ok
F003C300 <sub>H</sub>	F003FFFF <sub>H</sub>	-	Reserved	BE	BE
F0040000 <sub>H</sub>	F005FFFF <sub>H</sub>	128 Kbyte	System Registers (HSM) Debug Registers (HSM) Communication Registers (HSM) HSM Reset (HSM)	32 32 32 32	32 32 32 32
F0060000 <sub>H</sub>	F006FFFF <sub>H</sub>	64 Kbyte	FPI slave interface (MTU) FPI slave interface (MTU)	ok ok	ok ok
F0070000 <sub>H</sub>	F00BFFFF <sub>H</sub>	-	Reserved	BE	BE
F00C0000 <sub>H</sub>	F00D00FF <sub>H</sub>	64.2 Kbyte	FPI slave interface (I2C0) FPI slave interface (I2C0)	ok ok	ok ok
F00D0100 <sub>H</sub>	F01FFFFF <sub>H</sub>	-	Reserved	BE	BE
F0200000 <sub>H</sub>	F0208FFF <sub>H</sub>	36 Kbyte	RAM Area (CAN0) Register Area (CAN0)	ok ok	ok ok
F0209000 <sub>H</sub>	F020FFFF <sub>H</sub>	-	Reserved	BE	BE
F0210000 <sub>H</sub>	F0218FFF <sub>H</sub>	36 Kbyte	RAM Area (CAN1) Register Area (CAN1)	ok ok	ok ok
F0219000 <sub>H</sub>	F023FFFF <sub>H</sub>	-	Reserved	BE	BE
F0240000 <sub>H</sub>	F0241FFF <sub>H</sub>	8 Kbyte	Standby Controller XRAM (PMS)	ok	ok
F0242000 <sub>H</sub>	F0247FFF <sub>H</sub>	-	Reserved	BE	BE

## Memory Maps (MEMMAP)

**Table 3 Address Map as seen by Bus Masters on Bus SPB (cont'd)**

Address Range		Size	Unit	Access Type	
from	to			Read	Write
F0248000 <sub>H</sub>	F02481FF <sub>H</sub>	512 byte	FPI slave interface (PMS) SMU registers in Standby power domain (PMS)	ok ok	ok ok
F0248200 <sub>H</sub>	F027FFFF <sub>H</sub>	-	Reserved	BE	BE
F0280000 <sub>H</sub>	F0281FFF <sub>H</sub>	8 Kbyte	RAM Area (HSPDM)	ok	ok
F0282000 <sub>H</sub>	F02820FF <sub>H</sub>	256 byte	FPI slave interface for BPI registers access (HSPDM)	ok	ok
F0282100 <sub>H</sub>	F7FFFFFF <sub>H</sub>	-	Reserved	BE	BE
F8000000 <sub>H</sub>	FFFFFFFF <sub>H</sub>	128 Mbyte	Redirection of SRI ranges (SFIBRIDGE1)	ok	ok

## 2.5 Bus Instance BBB

**Table 4 Address Map as seen by Bus Masters on Bus BBB**

Address Range		Size	Unit	Access Type	
from	to			Read	Write
00000000 <sub>H</sub>	98FFFFFF <sub>H</sub>	-	Reserved	BE	BE
99000000 <sub>H</sub>	990FFFFF <sub>H</sub>	1 Mbyte	BBB slave interface 0 (access to EMEM module RAM, cached segment) (EMEMRAM0)	ok	ok
99100000 <sub>H</sub>	991FFFFF <sub>H</sub>	1 Mbyte	BBB slave interface 1 (access to EMEM module RAM, cached segment) (EMEMRAM1)	ok	ok
99200000 <sub>H</sub>	B8FFFFFF <sub>H</sub>	-	Reserved	BE	BE
B9000000 <sub>H</sub>	B90FFFFF <sub>H</sub>	1 Mbyte	BBB slave interface 0 (access to EMEM module RAM, non-cached segment) (EMEMRAM0)	ok	ok
B9100000 <sub>H</sub>	B91FFFFF <sub>H</sub>	1 Mbyte	BBB slave interface 1 (access to EMEM module RAM, non-cached segment) (EMEMRAM1)	ok	ok
B9200000 <sub>H</sub>	B93FFFFF <sub>H</sub>	-	Reserved	BE	BE
B9400000 <sub>H</sub>	B947FFFF <sub>H</sub>	512 Kbyte	XTM FPI slave interface (XTM)	ok	ok
B9480000 <sub>H</sub>	FFFFFFFF <sub>H</sub>	-	Reserved	BE	BE
F0000000 <sub>H</sub>	FA0000FF <sub>H</sub>	-	Reserved	BE	BE
FA000100 <sub>H</sub>	FA0001FF <sub>H</sub>	256 byte	BCU Registers (EBCU)	ok	ok
FA000200 <sub>H</sub>	FA000FFF <sub>H</sub>	-	Reserved	BE	BE
FA001000 <sub>H</sub>	FA0010FF <sub>H</sub>	256 byte	FPI slave interface (AGBT)	ok	ok
FA001100 <sub>H</sub>	FA005FFF <sub>H</sub>	-	Reserved	BE	BE
FA006000 <sub>H</sub>	FA0060FF <sub>H</sub>	256 byte	BPI SFF (access to EMEM core registers) (EMEM)	ok	ok
FA006100 <sub>H</sub>	FA00FFFF <sub>H</sub>	-	Reserved	BE	BE
FA010000 <sub>H</sub>	FA01FFFF <sub>H</sub>	64 Kbyte	FPI slave interface (MCDSLIGHT)	ok	ok
FA020000 <sub>H</sub>	FA03FFFF <sub>H</sub>	-	Reserved	BE	BE
FA040000 <sub>H</sub>	FA0401FF <sub>H</sub>	512 byte	FPI slave interface (RIF0)	ok	ok
FA040200 <sub>H</sub>	FA0403FF <sub>H</sub>	512 byte	FPI slave interface (RIF1)	ok	ok
FA040400 <sub>H</sub>	FA6FFFFF <sub>H</sub>	-	Reserved	BE	BE

## Memory Maps (MEMMAP)

**Table 4** Address Map as seen by Bus Masters on Bus BBB (cont'd)

Address Range		Size	Unit	Access Type	
from	to			Read	Write
FA700000 <sub>H</sub>	FA7000FF <sub>H</sub>	256 byte	SPU Lockstep Registers (SPULCKSTP)	ok	ok
FA700100 <sub>H</sub>	FA7FFFFFF <sub>H</sub>	-	Reserved	BE	BE
FA800000 <sub>H</sub>	FA8007FF <sub>H</sub>	2 Kbyte	SPU Registers (SPU0)	ok	ok
FA800800 <sub>H</sub>	FA9FFFFFF <sub>H</sub>	-	Reserved	BE	BE
FAA00000 <sub>H</sub>	FAA0FFFF <sub>H</sub>	64 Kbyte	SPU Configuration Memory (SPU0)	32	32
FAA10000 <sub>H</sub>	FABFFFFFF <sub>H</sub>	-	Reserved	BE	BE
FAC00000 <sub>H</sub>	FAC007FF <sub>H</sub>	2 Kbyte	SPU Registers (SPU1)	ok	ok
FAC00800 <sub>H</sub>	FADFFFFFF <sub>H</sub>	-	Reserved	BE	BE
FAE00000 <sub>H</sub>	FAE0FFFF <sub>H</sub>	64 Kbyte	SPU Configuration Memory (SPU1)	32	32
FAE10000 <sub>H</sub>	FFFFFFFF <sub>H</sub>	-	Reserved	BE	BE

## Memory Maps (MEMMAP)

### 2.6 Revision History

**Table 5 Revision History**

Reference	Change to Previous Version	Comment
<b>V0.1.12</b>		
–	Formal change: for some memory ranges (e.g. “PFI0”) the name was changed by appending “_NC” to “PFI0_NC” to ensure that derived tool files contain different symbols for cached and non-cached memory ranges.	–
<b>Page 10</b>	Changed description of range starting at F0240000 from “SCR XRAM (PMS)” to “Standby Controller XRAM (PMS)”.	–
<b>V0.1.13</b>		
–	No changes. Only version number changed to keep alignment with family address map.	–
<b>V0.1.14</b>		
–	No changes. Only version number changed to keep alignment with family address map.	–
<b>V0.1.15</b>		
–	No changes. Only version number changed to keep alignment with family address map.	–
<b>V0.1.16</b>		
–	No changes. Only version number changed to keep alignment with family address map.	–
<b>V0.1.17</b>		
–	No changes. Only version number changed to keep alignment with family address map.	–
<b>V0.1.18</b>		
–	No changes. Only version number changed to keep alignment with family address map.	–
<b>V0.1.19</b>		
–	No changes. Only version number changed to keep alignment with family address map.	
<b>V0.1.20</b>		
–	No changes. Only version number changed to keep alignment with family address map.	
<b>V0.1.21</b>		
<b>Page 8, Page 11</b>	In bus instances SPB and BBB several address ranges corrected to “BE”.	

### 3 TC35x Firmware

This chapter supplements the family documentation with device specific information for TC35x devices.

#### 3.1 Checker Software exit information for ALL CHECKS PASSED

Below the SCU\_STMEM3...SCU\_STMEM6 registers' content corresponding to "ALL CHECKS PASSED" result from Checker Software (CHSW) upon different device reset types is shown.

**Table 6 "ALL CHECKS PASSED" indication by CHSW for TC35x**

Reset type	Additional conditions	SCU_STMEM3	SCU_STMEM4	SCU_STMEM5	SCU_STMEM6
Cold power-on <sup>1)</sup>	--	A0F3FB1F <sub>H</sub>	00000001 <sub>H</sub>	A0F3FB1F <sub>H</sub>	A0F3FB1F <sub>H</sub>
Warm power-on	--	A0E3F82F <sub>H</sub>	00000001 <sub>H</sub>	A0E3F82F <sub>H</sub>	A0E3F82F <sub>H</sub>
System reset	--	20E0B84F <sub>H</sub>	00000001 <sub>H</sub>	20E0B84F <sub>H</sub>	20E0B84F <sub>H</sub>
Application reset	CCUCON5.GETHDIV<>0 CCUCON5.ADASDIV<>0	20E0088F <sub>H</sub>	00000001 <sub>H</sub>	20E0088F <sub>H</sub>	20E0088F <sub>H</sub>
	CCUCON5.GETHDIV<>0 CCUCON5.ADASDIV=0	20E0088F <sub>H</sub>	00C00001 <sub>H</sub>	2020088F <sub>H</sub>	20E0088F <sub>H</sub>
	CCUCON5.GETHDIV=0 CCUCON5.ADASDIV<>0	20E0088F <sub>H</sub>	00200001 <sub>H</sub>	20C0088F <sub>H</sub>	20E0088F <sub>H</sub>
	CCUCON5.GETHDIV=0 CCUCON5.ADASDIV=0	20E0088F <sub>H</sub>	00E00001 <sub>H</sub>	2000088F <sub>H</sub>	20E0088F <sub>H</sub>

1) Device start-up after LBIST execution is handled by AURIX™ TC3xx Firmware as cold power-on, therefore the SCU\_STMEMx values in this row apply also in such a case (after LBIST).

**Note:** The result from some check(s) depends on additional conditions as follows:

1. The check for Gigabit Ethernet MAC module(s) calibration will fail after application reset, if the application software has not enabled GETH clock (in SCU\_CCUCON5.GETHDIV register) after the previous power-on/system reset(s) - meaning if the module is not used by application - therefore in such use-case anyway the check for this' module calibration is not relevant.
2. The check for RIF module(s) calibration will fail after application reset, if the application software has not enabled ADAS clock (in SCU\_CCUCON5.ADASDIV register) after the previous power-on/system reset(s) - meaning if the module is not used by application - therefore in such use-case anyway the check for this' module calibration is not relevant.

#### 3.2 Revision History

**Table 7 Revision History**

Reference	Change to Previous Version	Comment
<b>V1.1.0.1.14, V1.1.0.1.15, V1.1.0.1.16</b>		
	No change	
<b>V1.1.0.1.17</b>		
<b>Table 6</b>	Footnote added, explaining FW handling after LBIST execution (documentation improvement only, no change in implementation)	

---

**TC35x Firmware****Table 7      Revision History**

Reference	Change to Previous Version	Comment
<b>V1.1.0.1.18</b>		
–	No functional changes	

## 4 On-Chip System Connectivity {and Bridges}

Text with reference to family spec.

### 4.1 TC35x Specific IP Configuration

**Table 8 TC35x specific configuration of DOM**

Parameter	DOM0
Application Reset	Application Reset
Access only when any Endinit (SCU_WDTCPUxCON0.EI = 0 for any CPUx)	ENDINIT
Access only when Safety Endinit (SCU_SEICON.EI = 0)	Safety ENDINIT
Access only from HSM Master or HSM debug (or FPRO.PROINHSMCFG=0)	HSM Access
Access only when PSW = Supervisor Mode	Supervisor Mode
Access only when PSW = User Mode 0 or 1	User Mode
Access only when OCDS enabled	Debug Mode
Access only from Master x (when MOD_ACCEN0.ENx = 1 or MOD_ACCEN1.ENx = 1)	Valid Master
Access only from Master x (when MOD_ACCEN0.ENx = 1)	Valid Master (0)
Access only from Master x (when MOD_ACCEN1.ENx = 1)	Valid Master (1)
Number of SCI interfaces	16
sri base address	F8700000 <sub>H</sub>
sri address range	10000 <sub>H</sub>
OLDA base address	8FE00000 <sub>H</sub>
OLDA range	80000 <sub>H</sub>
OLDA base address (non-cached)	AFE00000 <sub>H</sub>
OLDA range (non-cached)	80000 <sub>H</sub>



## On-Chip System Connectivity {and Bridges}

### 4.2 TC35x Specific Register Set

#### Register Address Space Table

**Table 9 Register Address Space - DOM**

Module	Base Address	End Address	Note
(DOM0)	8FE00000 <sub>H</sub>	8FE7FFFF <sub>H</sub>	Online Data Acquisition (OLDA)
	AFE00000 <sub>H</sub>	AFE7FFFF <sub>H</sub>	Online Data Acquisition (OLDA)
DOM0	F8700000 <sub>H</sub>	F870FFFF <sub>H</sub>	sri slave interface

#### Register Overview Table

**Table 10 Register Overview - DOM0 (ascending Offset Address)**

Short Name	Description	Offset Address	Access Mode		Page Number
			Read	Write	
DOM0_PCONx (x=0-15)	Protocol Error Control Register x	00000 <sub>H</sub> + x*20 <sub>H</sub>	32,U,SV	32,P,SV	See Family Spec
DOM0_PRIORIT Yx (x=0-15)	SCIx Arbiter Priority Register	00008 <sub>H</sub> + x*20 <sub>H</sub>	32,U,SV	32,P,SV	See Family Spec
DOM0_ERRADD Rx (x=0-15)	SCI x Error Address Capture Register	00010 <sub>H</sub> + x*20 <sub>H</sub>	32,U,SV	32,P,SV	See Family Spec
DOM0_ERRx (x=0-15)	SCI x Error Capture Register	00018 <sub>H</sub> + x*20 <sub>H</sub>	32,U,SV	32,P,SV	See Family Spec
DOM0_ID	Identification Register	00408 <sub>H</sub>	32,U,SV	BE	See Family Spec
DOM0_PESTAT	Protocol Error Status Register	00410 <sub>H</sub>	32,U,SV	32,P,SV	See Family Spec
DOM0_TIDSTAT	Transaction ID Status Register	00418 <sub>H</sub>	32,U,SV	32,P,SV	See Family Spec
DOM0_TIDEN	Transaction ID Enable Register	00420 <sub>H</sub>	32,U,SV	32,P,SV	See Family Spec
DOM0_BRCON	Domain 0 Bridge Control Register	00430 <sub>H</sub>	32,U,SV	32,P,SV	<b>4</b>

---

**On-Chip System Connectivity {and Bridges}****Table 10 Register Overview - DOM0 (ascending Offset Address) (cont'd)**

Short Name	Description	Offset Address	Access Mode		Page Number
			Read	Write	
DOM0_ACCEN0	Access Enable Register 0	004F0 <sub>H</sub>	32,U,SV	32,SV,SE	See Family Spec
DOM0_ACCEN1	Access Enable Register 1	004F8 <sub>H</sub>	32,U,SV	32,SV,SE	See Family Spec

## On-Chip System Connectivity {and Bridges}

### 4.3 TC35x Specific Registers

#### 4.3.1 sri slave interface

##### Domain 0 Bridge Control Register

###### DOM0\_BRCON

###### Domain 0 Bridge Control Register

(00430<sub>H</sub>)Application Reset Value: 0000 0200<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0												0			
r												rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0		0		0		1		0		0		0		OLDAEN	
rw		r		rw		rw		r		rw		r		rw	

Field	Bits	Type	Description
OLDAEN	0	rw	<b>Online Data Acquisition Enable</b> This bit is used to control trap generated for write accesses to the OLDA address range associated with this domain. 0 <sub>B</sub> Trap generated on a write access to the OLDA memory range. 1 <sub>B</sub> No trap generated on a write access to the OLDA memory range.
0	5:1, 8:7, 12:11, 31:20	r	<b>Reserved</b> Read as 0; shall be written with 0.
0	6, 10, 19:13	rw	<b>Reserved</b> Read as 0; shall be written with 0.
1	9	rw	<b>Reserved</b> Read as 1; shall be written with 1.

### 4.4 Connectivity

No connections in TC35x

### 4.5 Interconnection Matrices

#### 4.5.1 Domain 0 Interconnection Matrix

By default the crossbar connects MCIs to SCIs. The following connectivity matrix highlights (in red and yellow) the MCI to SCI interconnects that are non-standard in the TC35x. The unimplemented connections are redundant as they would not be useful (illegal or trapping) therefore do not restrict the functionality.

## On-Chip System Connectivity {and Bridges}

	r/w	MCI has read write connectivity to SCI	SFI_SFZ BBB	DMU	CPU0P	CPU0S	CPU1P	CPU1S	CPU2S	EEMEM 0	EEMEM 1	LMU0	LMU1	Default Slave
	r.o	MCI has only read connectivity to SCI												
	x	MCI has no connectivity to SCI												
DMA MIF0			SCI0	SCI1	SCI3	SCI4	SCI5	SCI6	SCI8	SCI9	SCI10	SCI11	SCI12	SCI15
SFI F2S	MCI0	r/w	r/w	r.w	r.o	r/w	r.o	r/w	r/w	r/w	r/w	r/w	r/w	r/w
CPU0	MCI1	r/w	r/w	r.w	r.o	r/w	r.o	r/w	r/w	r/w	r/w	r/w	r/w	r/w
CPU1	MCI2	r/w	r/w	r.w	r.o	r/w	r.o	r/w	r/w	r/w	r/w	r/w	r/w	r/w
CPU2	MCI3	r/w	r/w	r.w	r.o	r/w	r.o	r/w	r/w	r/w	r/w	r/w	r/w	r/w
	MCI4	r/w	r/w	r.w	r.o	r/w	r.o	r/w	r/w	r/w	r/w	r/w	r/w	r/w
GETH	MCI9	r/w	r/w	r.w	r.o	r/w	r.o	r/w	r/w	r/w	r/w	r/w	r/w	r/w
DMA MIF1	MCI10	x	x	x	x	x	x	x	x	r/w	x	x	x	r/w
DMA MIF2	MCI11	x	x	x	x	x	x	x	x	x	r/w	x	x	r/w

### Figure 1 TC35x Domain0 Connectivity Matrix

*Note: DMA MIF0 (MC10) connections to EMEM0/EMEM1 (SCI9/SCI10) are only used to access the EMEM SFR ranges.*

## 4.6 Revision History

### Table 11 Revision History

Reference	Change to Previous Version	Comment
<b>V1.1.13</b>		
<b>Page 4</b>	Updated BRCON bitfield to show that bit 9 while reserved will read as 1 and should be updated to 1 (The bitfield was incorrectly showing value 0 previously). Restored correct access permission (r/w) for bit fields which are not intended for customer function.	
<b>V1.1.14</b>		
	No change.	
<b>V1.1.15</b>		
	No change.	
<b>V1.1.16</b>		
	No change.	
<b>V1.1.17</b>		
	No change.	



## 4.7 FPI Bus Control Units (SBCU, EBCU)

This chapter supplements the family documentation with device specific information for TC35x.

### 4.7.1 TC35x Specific IP Configuration

The TC35x includes two FPI Bus instances. Each FPI Bus instances has its dedicated Bus Control Unit:

**Table 12 Register Address Space - BCU**

Module	Base Address	End Address	Note
(EBCU)	F0000000 <sub>H</sub>	FFFFFFFF <sub>H</sub>	FPI default slave
EBCU	FA000100 <sub>H</sub>	FA0001FF <sub>H</sub>	BCU Registers
(SBCU)	F0000000 <sub>H</sub>	F7FFFFFF <sub>H</sub>	FPI default slave
SBCU	F0030000 <sub>H</sub>	F00300FF <sub>H</sub>	BCU Registers

- System Peripheral Bus (SPB) -> SBCU. The SBCU registers are described in [Chapter 4.7.2](#)
- Back Bone bus (BBB) -> EBCU. The EBCU registers are described in [Chapter 4.7.3](#)


### 4.7.2 SBCU Control Unit Registers

[Figure 2](#) and [Table 13](#) are showing the address maps with all registers of the System Bus Control Unit (SBCU) module.

List of used Reset Class abbreviations:

- Reset Class 1 -> Debug Reset, Power-on Reset (see chapter SCU / Reset Types)
- Reset Class 3 -> Application Reset, System Reset, Power-on Reset (see chapter SCU / Reset Types)

## SBCU Control Registers Overview



**Figure 2 SBCU Registers**

**Table 13 Register Overview - SBCU (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SBCU_ID	Module Identification Register	0008 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
SBCU_CON	BCU Control Register	0010 <sub>H</sub>	U,SV	SV,P	Application Reset	See Family Spec
SBCU_PRIOH	Arbiter Priority Register High	0014 <sub>H</sub>	U,SV	SV,E,P	Application Reset	<b>10</b>
SBCU_PRIOL	Arbiter Priority Register Low	0018 <sub>H</sub>	U,SV	SV,E,P	Application Reset	<b>11</b>
SBCU_ECON	BCU Error Control Capture Register	0020 <sub>H</sub>	U,SV	SV,P	Application Reset	See Family Spec

**Table 13 Register Overview - SBCU (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SBCU_EADD	BCU Error Address Capture Register	0024 <sub>H</sub>	U,SV	SV,P	Application Reset	See Family Spec
SBCU_EDAT	BCU Error Data Capture Register	0028 <sub>H</sub>	U,SV	SV,P	Application Reset	See Family Spec
SBCU_DBCNTL	BCU Debug Control Register	0030 <sub>H</sub>	U,SV	SV,P	Debug Reset	See Family Spec
SBCU_DBGRNT	SBCU Debug Grant Mask Register	0034 <sub>H</sub>	U,SV	SV,P	Debug Reset	<b>11</b>
SBCU_DBADR1	BCU Debug Address 1 Register	0038 <sub>H</sub>	U,SV	SV,P	Debug Reset	See Family Spec
SBCU_DBADR2	BCU Debug Address 2 Register	003C <sub>H</sub>	U,SV	SV,P	Debug Reset	See Family Spec
SBCU_DBBOS	BCU Debug Bus Operation Signals Register	0040 <sub>H</sub>	U,SV	SV,P	Debug Reset	See Family Spec
SBCU_DBGNTT	SBCU Debug Trapped Master Register	0044 <sub>H</sub>	U,SV	BE	Debug Reset	<b>13</b>
SBCU_DBADRT	BCU Debug Trapped Address Register	0048 <sub>H</sub>	U,SV	BE	Debug Reset	See Family Spec
SBCU_DBBOST	BCU Debug Trapped Bus Operation Signals Register	004C <sub>H</sub>	U,SV	BE	Debug Reset	See Family Spec
SBCU_DBDAT	BCU Debug Data Status Register	0050 <sub>H</sub>	U,SV	BE	Debug Reset	See Family Spec
SBCU_ALSTATx (x=0-3)	BCU EDC Alarm Status Register x	0060 <sub>H</sub> +x *4	U,SV	SV,P	Application Reset	<b>14</b>
SBCU_ALCLR x (x=0-3)	BCU EDC Alarm Clear Register x	0070 <sub>H</sub> +x *4	U,SV	SV,P	Application Reset	See Family Spec
SBCU_ALCTRL	BCU EDC Alarm Control Register	0080 <sub>H</sub>	U,SV	SV,P	Application Reset	See Family Spec
SBCU_FEGEN	FPI Error Generation Control Register	0084 <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec



**Table 13 Register Overview - SBCU (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SBCU_ACCEN1	Access Enable Register 1	00F8 <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec
SBCU_ACCEN0	Access Enable Register 0	00FC <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec

#### 4.7.2.1 SBCU Control Registers Descriptions

*Note:* For all PRIOH / PRIOL bit fields, a lower number has a higher priority in the arbitration round than a higher one.

##### Arbiter Priority Register High

##### SBCU\_PRIOH

##### Arbiter Priority Register High

(0014<sub>H</sub>)Application Reset Value: FEDC 8888<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED				RESERVED				HSMCMI				HSMRMI			
rw				rw				rw				rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				RESERVED				RESERVED				CPU2			
rw				rw				rw				rw			

Field	Bits	Type	Description
CPU2	3:0	rw	<b>CPU2 Priority (Index 8)</b> This bit field defines the priority on the SPB for CPU2 access to the SPB.
RESERVED	7:4, 11:8, 15:12, 27:24, 31:28	rw	<b>Reserved</b> Read as reset value or last written value; should be written with 0.
HSMRMI	19:16	rw	<b>HSMRMI Priority (Index 12)</b> This bit field defines the priority on the SPB for HSMRMI access to the SPB.
HSMCMI	23:20	rw	<b>HSMCMI Priority (Index 13)</b> This bit field defines the priority on the SPB for HSMCMI access to the SPB.

## Arbiter Priority Register Low

### SBCU\_PRIOL

#### Arbiter Priority Register Low

(0018<sub>H</sub>)Application Reset Value: 8854 3210<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CPU1				CPU0				RESERVED				RESERVED			
rw				rw				rw				rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				RESERVED				RESERVED				DMA			
rw				rw				rw				rw			

Field	Bits	Type	Description
DMA	3:0	rw	<b>DMA / Cerberus Priority (Index 0)</b> This bit field defines the priority on the SPB for DMA and Cerberus access to the SPB.
RESERVED	7:4, 11:8, 15:12, 19:16, 23:20	rw	<b>Reserved</b> Read as reset value or last written value; should be written with 0.
CPU0	27:24	rw	<b>CPU0 Priority (Index 6)</b> This bit field defines the priority on the SPB for CPU0 access to the SPB.
CPU1	31:28	rw	<b>CPU1 Priority (Index 7)</b> This bit field defines the priority on the SPB for CPU1 access to the SPB.

## 4.7.2.2 SBCU OCDS Registers Descriptions

### SBCU Debug Grant Mask Register

#### SBCU\_DBGRNT

#### SBCU Debug Grant Mask Register

(0034<sub>H</sub>)Debug Reset Value: 0000 FFFF<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	HSMC MI	HSMR MI	1	1	1	CPU2	CPU1	CPU0	1	1	1	1	1	DMA
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
<b>DMA</b>	0	rw	<b>DMA / Cerberus Trigger Enable</b> 0 <sub>B</sub> FPI Bus transactions with DMA / Cerberus as bus master are enabled for grant trigger event generation. 1 <sub>B</sub> FPI Bus transactions with DMA / Cerberus as bus master are disabled for grant trigger event generation.
<b>CPU0</b>	6	rw	<b>CPU0 Grant Trigger Enable</b> 0 <sub>B</sub> FPI Bus transactions with CPU0 as bus master are enabled for grant trigger event generation. 1 <sub>B</sub> FPI Bus transactions with CPU as bus master are disabled for grant trigger event generation.
<b>CPU1</b>	7	rw	<b>CPU1 Grant Trigger Enable</b> 0 <sub>B</sub> FPI Bus transactions with CPU1 as bus master are enabled for grant trigger event generation. 1 <sub>B</sub> FPI Bus transactions with CPU1 as bus master are disabled for grant trigger event generation.
<b>CPU2</b>	8	rw	<b>CPU2 Grant Trigger Enable</b> 0 <sub>B</sub> FPI Bus transactions with CPU2 as bus master are enabled for grant trigger event generation. 1 <sub>B</sub> FPI Bus transactions with CPU2 as bus master are disabled for grant trigger event generation.
<b>HSMRMI</b>	12	rw	<b>HSM Register Master Interface Grant Trigger Enable</b> 0 <sub>B</sub> FPI Bus transactions requested by the HSM bus master are enabled for grant trigger event generation. 1 <sub>B</sub> FPI Bus transactions requested by the HSM bus master are disabled for grant trigger event generation.
<b>HSMCMI</b>	13	rw	<b>HSM Cache Master Interface Grant Trigger Enable</b> 0 <sub>B</sub> FPI Bus transactions requested by the HSM bus master are enabled for grant trigger event generation. 1 <sub>B</sub> FPI Bus transactions requested by the HSM bus master are disabled for grant trigger event generation.
<b>1</b>	1, 2, 3, 4, 5, 9, 10, 11, 14, 15	rw	<b>Reserved</b> Read as 1 after reset; reading these bits will return the value last written.
<b>0</b>	31:16	r	<b>Reserved</b> Read as 0; should be written with 0.

## SBCU Debug Trapped Master Register

## SBCU\_DBGNTT

## SBCU Debug Trapped Master Register

(0044<sub>H</sub>)Debug Reset Value: 0000 FFFF<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
rh															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	HSMC MI	HSMR MI	1	1	1	CPU2	CPU1	CPU0	1	1	1	1	1	DMA
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
DMA	0	rh	<b>DMA / Cerberus FPI Bus Master Status</b> 0 <sub>B</sub> The DMA or Cerberus was the FPI bus master. 1 <sub>B</sub> Neither DMA nor Cerberus was the FPI Bus master.
CPU0	6	rh	<b>CPU0 FPI Bus Master Status</b> This bit indicates whether the CPU0 was FPI Bus master when the break trigger event occurred. 0 <sub>B</sub> The CPU0 was the FPI Bus master. 1 <sub>B</sub> The CPU0 was not the FPI Bus master.
CPU1	7	rh	<b>CPU1 FPI Bus Master Status</b> This bit indicates whether the CPU1 was FPI Bus master when the break trigger event occurred. 0 <sub>B</sub> The CPU1 was the FPI Bus master. 1 <sub>B</sub> The CPU1 was not the FPI Bus master.
CPU2	8	rh	<b>CPU2 Grant Trigger Enable</b> 0 <sub>B</sub> FPI Bus transactions with CPU2 as bus master are enabled for grant trigger event generation 1 <sub>B</sub> FPI Bus transactions with CPU2 as bus master are disabled for grant trigger event generation
HSMRMI	12	rh	<b>HSM Register FPI Bus Master Interface Status</b> This bit indicates whether the HSM was FPI Bus master when the break trigger event occurred. 0 <sub>B</sub> HSMRMI was the FPI bus master. 1 <sub>B</sub> HSMRMI was not the FPI Bus master.
HSMCMI	13	rh	<b>HSM Cache FPI Bus Master Interface Status</b> This bit indicates whether the HSM was FPI Bus master when the break trigger event occurred. 0 <sub>B</sub> HSMCMI was the FPI bus master. 1 <sub>B</sub> HSMCMI was not the FPI Bus master.

Field	Bits	Type	Description
<b>1</b>	1, 2, 3, 4, 5, 9, 10, 11, 14, 15	rh	<b>Reserved</b> Read as 1 after reset; reading these bits will return the value last written.
<b>0</b>	31:16	rh	<b>Reserved</b> Read as 1 after reset; reading these bits will return the value last written.

### BCU EDC Alarm Status Register x

The BCU provides one Alarm Status Register bit for each implemented FPI master and FPI slave.

Register bits without constant definition are reserved in this product.

#### SBCU\_ALSTATx (x=0)

#### BCU EDC Alarm Status Register x

(0060<sub>H</sub>+x\*4)

Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>AL31</b>	<b>AL30</b>	<b>AL29</b>	<b>AL28</b>	<b>AL27</b>	<b>AL26</b>	<b>AL25</b>	<b>AL24</b>	<b>AL23</b>	<b>AL22</b>	<b>AL21</b>	<b>AL20</b>	<b>AL19</b>	<b>AL18</b>	<b>AL17</b>	<b>AL16</b>
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>AL15</b>	<b>AL14</b>	<b>AL13</b>	<b>AL12</b>	<b>AL11</b>	<b>AL10</b>	<b>AL09</b>	<b>AL08</b>	<b>AL07</b>	<b>AL06</b>	<b>AL05</b>	<b>AL04</b>	<b>AL03</b>	<b>AL02</b>	<b>AL01</b>	<b>AL00</b>
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
<b>ALy (y=00)</b>	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>SBCU_S</b> , an EDC error was detected in an active phase of the SBCU Slave Interface.
<b>ALy (y=01)</b>	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>DMA_S</b> ,
<b>ALy (y=02)</b>	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>IR_S</b> ,
<b>ALy (y=03)</b>	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>SFI_F2S_S</b> ,
<b>ALy (y=04)</b>	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>SCU_S</b> ,
<b>ALy (y=05)</b>	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>SMU_S</b> ,
<b>ALy (y=06)</b>	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>PMC_SCR_S</b> ,

Field	Bits	Type	Description
ALy (y=07)	y	rh	Alarm y 1 <sub>B</sub> MTU_S,
ALy (y=08)	y	rh	Alarm y 1 <sub>B</sub> IOM_S,
ALy (y=09,12-13,18-19,21,25-29,31)	y	rh	Alarm y
ALy (y=10)	y	rh	Alarm y 1 <sub>B</sub> ASCLIN01_S,
ALy (y=11)	y	rh	Alarm y 1 <sub>B</sub> ASCLIN23_S,
ALy (y=14)	y	rh	Alarm y 1 <sub>B</sub> QSPI0_S,
ALy (y=15)	y	rh	Alarm y 1 <sub>B</sub> QSPI1_S,
ALy (y=16)	y	rh	Alarm y 1 <sub>B</sub> QSPI2_S,
ALy (y=17)	y	rh	Alarm y 1 <sub>B</sub> QSPI3_S,
ALy (y=20)	y	rh	Alarm y 1 <sub>B</sub> FCE0_S,
ALy (y=22)	y	rh	Alarm y 1 <sub>B</sub> STM0_S,
ALy (y=23)	y	rh	Alarm y 1 <sub>B</sub> STM1_S,
ALy (y=24)	y	rh	Alarm y 1 <sub>B</sub> STM2_S,
ALy (y=30)	y	rh	Alarm y 1 <sub>B</sub> ERAY0_S,

**SBCU\_ALSTATx (x=1)**
**BCU EDC Alarm Status Register x** (0060<sub>H</sub>+x\*4) **Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
AL31	AL30	AL29	AL28	AL27	AL26	AL25	AL24	AL23	AL22	AL21	AL20	AL19	AL18	AL17	AL16
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AL15	AL14	AL13	AL12	AL11	AL10	AL09	AL08	AL07	AL06	AL05	AL04	AL03	AL02	AL01	AL00
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
ALy (y=00)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>GPT12_S</b> , an EDC error was detected in an active phase of the GPT12 Slave Interface.
ALy (y=01)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>CCU6_S</b> ,
ALy (y=02-07,10,12,15,17-18,20-27,30)	y	rh	<b>Alarm y</b>
ALy (y=08)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>ETH_S</b> ,
ALy (y=09)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>EVADC_S</b> ,
ALy (y=11)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>HSM_S</b> ,
ALy (y=13)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>CAN0_S</b> ,
ALy (y=14)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>CAN1_S</b> ,
ALy (y=16)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>I2C0_S</b> , I2C0_S
ALy (y=19)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>CONVCTRL_S</b> ,
ALy (y=28)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>HSPDM_SRAM_S</b> ,
ALy (y=29)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>HSPDM_SFR_S</b> ,
ALy (y=31)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>CERBERUS_S</b> ,

**SBCU\_ALSTATx (x=2)****BCU EDC Alarm Status Register x****(0060<sub>H</sub>+x\*4)****Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>AL31</b>	<b>AL30</b>	<b>AL29</b>	<b>AL28</b>	<b>AL27</b>	<b>AL26</b>	<b>AL25</b>	<b>AL24</b>	<b>AL23</b>	<b>AL22</b>	<b>AL21</b>	<b>AL20</b>	<b>AL19</b>	<b>AL18</b>	<b>AL17</b>	<b>AL16</b>
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>AL15</b>	<b>AL14</b>	<b>AL13</b>	<b>AL12</b>	<b>AL11</b>	<b>AL10</b>	<b>AL09</b>	<b>AL08</b>	<b>AL07</b>	<b>AL06</b>	<b>AL05</b>	<b>AL04</b>	<b>AL03</b>	<b>AL02</b>	<b>AL01</b>	<b>AL00</b>
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
ALy (y=00)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>P00_S</b> , an EDC error was detected in an active phase of the Port 00 Slave Interface.
ALy (y=01,03,07,10,15-20,24-26,29-30)	y	rh	<b>Alarm y</b>
ALy (y=02)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>P02_S</b> ,
ALy (y=04)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>P10_S</b> ,
ALy (y=05)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>P11_S</b> ,
ALy (y=06)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>P12_S</b> ,
ALy (y=08)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>P14_S</b> ,
ALy (y=09)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>P15_S</b> ,
ALy (y=11)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>P20_S</b> ,
ALy (y=12)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>P21_S</b> ,
ALy (y=13)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>P22_S</b> ,
ALy (y=14)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>P23_S</b> ,
ALy (y=21)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>P32_S</b> ,
ALy (y=22)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>P33_S</b> ,
ALy (y=23)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>P34_S</b> ,
ALy (y=27)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>P50_S</b> ,
ALy (y=28)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>P51_S</b> ,
ALy (y=31)	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>SBCU_M</b> , an EDC error was detected in an active phase of the SBCU Master Interface.



**SBCU\_ALSTATx (x=3)****BCU EDC Alarm Status Register x****(0060<sub>H</sub>+x\*4)****Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>AL31</b>	<b>AL30</b>	<b>AL29</b>	<b>AL28</b>	<b>AL27</b>	<b>AL26</b>	<b>AL25</b>	<b>AL24</b>	<b>AL23</b>	<b>AL22</b>	<b>AL21</b>	<b>AL20</b>	<b>AL19</b>	<b>AL18</b>	<b>AL17</b>	<b>AL16</b>
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>AL15</b>	<b>AL14</b>	<b>AL13</b>	<b>AL12</b>	<b>AL11</b>	<b>AL10</b>	<b>AL09</b>	<b>AL08</b>	<b>AL07</b>	<b>AL06</b>	<b>AL05</b>	<b>AL04</b>	<b>AL03</b>	<b>AL02</b>	<b>AL01</b>	<b>AL00</b>
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
<b>ALy (y=00)</b>	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>A_EN</b> , multiple output enables active: A_EN_N (Master)
<b>ALy (y=01)</b>	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>ABORT_EN</b> , multiple output enables active: ABORT_EN_N (Master)
<b>ALy (y=02)</b>	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>ACK_EN</b> , multiple output enables active: ACK_EN_N (Default Master and Slave)
<b>ALy (y=03)</b>	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>D_EN</b> , multiple output enables active: D_EN_N (Master and Slave)
<b>ALy (y=04-15,17-21,25-27,30-31)</b>	y	rh	<b>Alarm y</b>
<b>ALy (y=16)</b>	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>DMA_M</b> , an EDC error was detected in an active phase of the DMA / Cerberus Master Interface.
<b>ALy (y=22)</b>	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>CPU0_M</b> ,
<b>ALy (y=23)</b>	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>CPU1_M</b> ,
<b>ALy (y=24)</b>	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>CPU2_M</b> ,
<b>ALy (y=28)</b>	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>HSMRMI_M</b> ,
<b>ALy (y=29)</b>	y	rh	<b>Alarm y</b> 1 <sub>B</sub> <b>HSMCMI_M</b> ,


**4.7.3 EBCU Control Unit Registers**

**Figure 3** and **Table 14** are showing the address maps with all registers of the Back Bone Bus (BBB) Bus Control Unit (EBCU) module.

List of used Reset Class abbreviations:

- Reset Class 1 -> Debug Reset, Power-on Reset (see chapter SCU / Reset Types)
- Reset Class 3 -> Application Reset, System Reset, Power-on Reset (see chapter SCU / Reset Types)

## EBCU Control Registers Overview



**Figure 3 EBCU Registers**

**Table 14 Register Overview - EBCU (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
EBCU_ID	Module Identification Register	0008 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
EBCU_CON	BCU Control Register	0010 <sub>H</sub>	U,SV	SV,P	Application Reset	See Family Spec
EBCU_PRIOH	Arbiter Priority Register High	0014 <sub>H</sub>	U,SV	SV,E,P	Application Reset	<a href="#">21</a>
EBCU_PRIOL	Arbiter Priority Register Low	0018 <sub>H</sub>	U,SV	SV,E,P	Application Reset	<a href="#">21</a>
EBCU_ECON	BCU Error Control Capture Register	0020 <sub>H</sub>	U,SV	SV,P	Application Reset	See Family Spec

**Table 14 Register Overview - EBCU (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
EBCU_EADD	BCU Error Address Capture Register	0024 <sub>H</sub>	U,SV	SV,P	Application Reset	See Family Spec
EBCU_EDAT	BCU Error Data Capture Register	0028 <sub>H</sub>	U,SV	SV,P	Application Reset	See Family Spec
EBCU_DBCNTL	BCU Debug Control Register	0030 <sub>H</sub>	U,SV	SV,P	Debug Reset	<a href="#">22</a>
EBCU_DBGRNT	EBCU Debug Grant Mask Register	0034 <sub>H</sub>	U,SV	SV,P	Debug Reset	<a href="#">24</a>
EBCU_DBADR1	BCU Debug Address 1 Register	0038 <sub>H</sub>	U,SV	SV,P	Debug Reset	See Family Spec
EBCU_DBADR2	BCU Debug Address 2 Register	003C <sub>H</sub>	U,SV	SV,P	Debug Reset	See Family Spec
EBCU_DBBOS	BCU Debug Bus Operation Signals Register	0040 <sub>H</sub>	U,SV	SV,P	Debug Reset	See Family Spec
EBCU_DBGNTT	EBCU Debug Trapped Master Register	0044 <sub>H</sub>	U,SV	BE	Debug Reset	<a href="#">25</a>
EBCU_DBADRT	BCU Debug Trapped Address Register	0048 <sub>H</sub>	U,SV	BE	Debug Reset	See Family Spec
EBCU_DBBOST	BCU Debug Trapped Bus Operation Signals Register	004C <sub>H</sub>	U,SV	BE	Debug Reset	See Family Spec
EBCU_DBDAT	BCU Debug Data Status Register	0050 <sub>H</sub>	U,SV	BE	Debug Reset	See Family Spec
EBCU_ALSTATx (x=0-3)	BCU EDC Alarm Status Register x	0060 <sub>H</sub> +x *4	U,SV	SV,P	Application Reset	<a href="#">26</a>
EBCU_ALCLR x (x=0-3)	BCU EDC Alarm Clear Register x	0070 <sub>H</sub> +x *4	U,SV	SV,P	Application Reset	See Family Spec
EBCU_ALCTRL	BCU EDC Alarm Control Register	0080 <sub>H</sub>	U,SV	SV,P	Application Reset	See Family Spec
EBCU_FEGEN	FPI Error Generation Control Register	0084 <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec

**Table 14 Register Overview - EBCU (ascending Offset Address) (cont'd)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
EBCU_ACCEN1	Access Enable Register 1	00F8 <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec
EBCU_ACCEN0	Access Enable Register 0	00FC <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec

#### 4.7.3.1 EBCU Control Registers Descriptions

*Note:* For all PRIOH / PRIOL bit fields, a lower number has a higher priority in the arbitration round than a higher one.

##### Arbiter Priority Register High

###### EBCU\_PRIOH

###### Arbiter Priority Register High

(0014<sub>H</sub>)Application Reset Value: FEDC BA98<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED				RESERVED				RESERVED				RESERVED			
rw				rw				rw				rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED				RESERVED				RESERVED				RESERVED			
rw				rw				rw				rw			

Field	Bits	Type	Description
RESERVED (i=8-15)	4*i-29:4*i-32	rw	Reserved Read as reset value or last written value; should be written with 0.

##### Arbiter Priority Register Low

###### EBCU\_PRIOL

###### Arbiter Priority Register Low

(0018<sub>H</sub>)Application Reset Value: 7658 8210<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESERVED				SFI_S2F				RESERVED				RESERVED			
rw				rw				rw				rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IOC32E				RESERVED				RESERVED				IOC32P			
rw				rw				rw				rw			

Field	Bits	Type	Description
<b>IOC32P</b>	3:0	rw	<b>IOC32P Priority (Index 0)</b> This bit field defines the priority on the BBB for IOC32P access to the BBB.
<b>RESERVED</b>	7:4, 11:8, 19:16, 23:20, 31:28	rw	<b>Reserved</b> Read as reset value or last written value; should be written with 0.
<b>IOC32E</b>	15:12	rw	<b>IOC32E Priority (Index 3)</b> This bit field defines the priority on the BBB for IOC32E access to the BBB.
<b>SFI_S2F</b>	27:24	rw	<b>SFI Bridge SRI2FPI Priority (Index 6)</b> This bit field defines the priority on the BPB for SFI_S2F access to the BBB.

#### 4.7.3.2 EBCU OCDS Registers Descriptions

##### BCU Debug Control Register

##### EBCU\_DBCNTL

##### BCU Debug Control Register

(0030<sub>H</sub>)Debug Reset Value: 0000 7003<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>ONBO S3</b>	<b>ONBO S2</b>	<b>ONBO S1</b>	<b>ONBO S0</b>	<b>0</b>		<b>ONA2</b>		<b>0</b>		<b>ONA1</b>		<b>0</b>		<b>ONG</b>	
rw	rw	rw	rw	r		rw		r		rw		r		rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>0</b>	<b>CONC OM2</b>	<b>CONC OM1</b>	<b>CONC OM0</b>		<b>0</b>			<b>0</b>		<b>0</b>	<b>RA</b>	<b>0</b>		<b>OA</b>	<b>EO</b>
r	rw	rw	rw		r			r		r	w	r		rh	r

Field	Bits	Type	Description
<b>EO</b>	0	r	<b>Status of BCU Debug Support Enable</b> This bit is controlled by the Cerberus and enables the BCU debug support. 0 <sub>B</sub> BCU debug support is disabled 1 <sub>B</sub> BCU debug support is enabled (default after reset)
<b>OA</b>	1	rh	<b>Status of BCU Breakpoint Logic</b> The OA bit is set by writing a 1 to bit RA. When OA is set, registers DBGNTT, DBADRT and DBDAT are reset. Also DDBOST is reset with the exception of the bit field FPIRST. 0 <sub>B</sub> The BCU breakpoint logic is disarmed. Any further breakpoint activation is discarded 1 <sub>B</sub> The BCU breakpoint logic is armed

Field	Bits	Type	Description
<b>RA</b>	4	w	<b>Rearm BCU Breakpoint Logic</b> Writing a 1 to this bit rearms BCU breakpoint logic and sets bit OA = 1. RA is always reads as 0.
<b>CONCOM0</b>	12	rw	<b>Grant and Address Trigger Relation</b> 0 <sub>B</sub> The grant phase trigger condition and the address trigger condition (see CONCOM1) are combined with a logical OR for further control 1 <sub>B</sub> The grant phase trigger condition and the address trigger condition (see CONCOM1) are combined with a logical AND for further control.
<b>CONCOM1</b>	13	rw	<b>Address 1 and Address 2 Trigger Relation</b> 0 <sub>B</sub> Address 1 trigger condition and address 2 trigger condition are combined with a logical OR to the address trigger condition for further control 1 <sub>B</sub> Address 1 trigger condition and address 2 trigger condition are combined with a logical AND to the address trigger condition for further control
<b>CONCOM2</b>	14	rw	<b>Address and Signal Trigger Relation</b> 0 <sub>B</sub> Address trigger condition (see CONCOM1) and signal status trigger conditions are combined with a logical OR for further control 1 <sub>B</sub> Address phase trigger condition (see CONCOM1) and the signal status trigger conditions are combined with a logical AND for further control
<b>ONG</b>	16	rw	<b>Grant Trigger Enable</b> 0 <sub>B</sub> No grant debug event trigger is generated 1 <sub>B</sub> The grant debug event trigger is enabled and generated according the settings of register DBGRNT
<b>ONA1</b>	21:20	rw	<b>Address 1 Trigger Control</b> 00 <sub>B</sub> No address 1 trigger is generated 01 <sub>B</sub> An address 1 trigger event is generated if the FPI Bus address is equal to DBADR1 10 <sub>B</sub> An address 1 trigger event is generated if FPI Bus address is greater or equal to DBADR1 11 <sub>B</sub> same as 00 <sub>B</sub>
<b>ONA2</b>	25:24	rw	<b>Address 2 Trigger Control</b> 00 <sub>B</sub> No address 2 trigger is generated. 01 <sub>B</sub> An address 2 trigger event is generated if the FPI Bus address is equal to DBADR2 10 <sub>B</sub> An address 2 trigger event is generated if FPI Bus address is less or equal to DBADR2 11 <sub>B</sub> same as 00 <sub>B</sub>

Field	Bits	Type	Description
<b>ONBOS0</b>	28	rw	<b>Op code Signal Status Trigger Condition</b> 0 <sub>B</sub> A signal status trigger is generated for all FPI Bus op-codes except a “no operation” op-code 1 <sub>B</sub> A signal status trigger is generated if the FPI Bus op-code matches the op-code as defined in DBBOS.OPC
<b>ONBOS1</b>	29	rw	<b>Supervisor Mode Signal Trigger Condition</b> 0 <sub>B</sub> The signal status trigger generation for the FPI Bus Supervisor Mode signal is disabled. 1 <sub>B</sub> A signal status trigger is generated if the FPI Bus Supervisor Mode signal state is equal to the value of DBBOS.SVM
<b>ONBOS2</b>	30	rw	<b>Write Signal Trigger Condition</b> 0 <sub>B</sub> The signal status trigger generation for the FPI Bus write signal is disabled. 1 <sub>B</sub> A signal status trigger is generated if the FPI Bus write signal state is equal to the value of DBBOS.WR
<b>ONBOS3</b>	31	rw	<b>Read Signal Trigger Condition</b> 0 <sub>B</sub> The signal status trigger generation for the FPI Bus read signal is disabled. 1 <sub>B</sub> A signal status trigger is generated if the FPI Bus read signal state is equal to the value of DBBOS.RD
<b>0</b>	3:2, 6:5, 7, 11:8, 15, 19:17, 23:22, 27:26	r	<b>Reserved</b> Read as 0; should be written with 0.

## EBCU Debug Grant Mask Register

### EBCU\_DBGRNT

#### EBCU Debug Grant Mask Register

(0034<sub>H</sub>)Debug Reset Value: 0000 FFFF<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	1	SFI_S2 F	1	1	IOC32 E	1	1	IOC32 P
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
<b>IOC32P</b>	0	rw	<b>IOC32P Trigger Enable</b> 0 <sub>B</sub> FPI Bus transactions with IOC32P as bus master are enabled for grant trigger event generation 1 <sub>B</sub> FPI Bus transactions with IOC32P as bus master are disabled for grant trigger event generation
<b>IOC32E</b>	3	rw	<b>IOC32E Grant Trigger Enable</b> 0 <sub>B</sub> FPI Bus transactions with IOC32E as bus master are enabled for grant trigger event generation 1 <sub>B</sub> FPI Bus transactions with IOC32E as bus master are disabled for grant trigger event generation
<b>SFI_S2F</b>	6	rw	<b>SFI_S2F Grant Trigger Enable</b> 0 <sub>B</sub> FPI Bus transactions with SFI_S2F as bus master are enabled for grant trigger event generation 1 <sub>B</sub> FPI Bus transactions with SFI_S2F as bus master are disabled for grant trigger event generation
<b>1</b>	1, 2, 4, 5, 7, 8, 9, 10, 11, 12, 13, 14, 15	rw	<b>Reserved</b> Read as 1 after reset; reading these bits will return the value last written.
<b>0</b>	31:16	r	<b>Reserved</b> Read as 0; should be written with 0.

### EBCU Debug Trapped Master Register

#### EBCU\_DBGNTT

#### EBCU Debug Trapped Master Register

(0044<sub>H</sub>)Debug Reset Value: 0000 FFFF<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
rh															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	1	SFI_S2F	1	1	IOC32E	1	1	IOC32P
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh



Field	Bits	Type	Description
<b>IOC32P</b>	0	rh	<b>IOC32P FPI Bus Master Status</b> This bit indicates whether the IOC32P was FPI Bus master when the break trigger event occurred. 0 <sub>B</sub> The IOC32P was the FPI bus master. 1 <sub>B</sub> The IOC32P was not the FPI Bus master.
<b>IOC32E</b>	3	rh	<b>IOC32E FPI Bus Master Status</b> This bit indicates whether the IOC32E was FPI Bus master when the break trigger event occurred. 0 <sub>B</sub> The IOC32E was the FPI bus master. 1 <sub>B</sub> The IOC32E was not the FPI Bus master.
<b>SFI_S2F</b>	6	rh	<b>SFI_S2F FPI Bus Master Status</b> This bit indicates whether the SFI_S2F with a medium priority request was FPI Bus master when the break trigger event occurred. 0 <sub>B</sub> The medium-priority SFI_S2F was the FPI bus master. 1 <sub>B</sub> The medium-priority SFI_S2F was not the FPI Bus master.
<b>1</b>	1, 2, 4, 5, 7, 8, 9, 10, 11, 12, 13, 14, 15	rh	<b>Reserved</b> Read as 1 after reset; reading these bits will return the value last written.
<b>0</b>	31:16	rh	<b>Reserved</b> Read as 1 after reset; reading these bits will return the value last written.

**EBCU\_ALSTATx (x=0)****BCU EDC Alarm Status Register x****(0060<sub>H</sub>+x\*4)****Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>AL31</b>	<b>AL30</b>	<b>AL29</b>	<b>AL28</b>	<b>AL27</b>	<b>AL26</b>	<b>AL25</b>	<b>AL24</b>	<b>AL23</b>	<b>AL22</b>	<b>AL21</b>	<b>AL20</b>	<b>AL19</b>	<b>AL18</b>	<b>AL17</b>	<b>AL16</b>
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>AL15</b>	<b>AL14</b>	<b>AL13</b>	<b>AL12</b>	<b>AL11</b>	<b>AL10</b>	<b>AL09</b>	<b>AL08</b>	<b>AL07</b>	<b>AL06</b>	<b>AL05</b>	<b>AL04</b>	<b>AL03</b>	<b>AL02</b>	<b>AL01</b>	<b>AL00</b>
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
ALy (y=00)	y	rh	Alarm y 1 <sub>B</sub> EBCU_S,
ALy (y=01)	y	rh	Alarm y 1 <sub>B</sub> MCDS_S,
ALy (y=02-05,10-15,23-31)	y	rh	Alarm y
ALy (y=06)	y	rh	Alarm y 1 <sub>B</sub> EMEM_XTMRAM_S,
ALy (y=07)	y	rh	Alarm y 1 <sub>B</sub> EMEM_CTRL_S,
ALy (y=08)	y	rh	Alarm y 1 <sub>B</sub> EMEM0_S,
ALy (y=09)	y	rh	Alarm y 1 <sub>B</sub> EMEM1_S,
ALy (y=16)	y	rh	Alarm y 1 <sub>B</sub> RIF0_S,
ALy (y=17)	y	rh	Alarm y 1 <sub>B</sub> RIF1_S,
ALy (y=18)	y	rh	Alarm y 1 <sub>B</sub> SPU0_S,
ALy (y=19)	y	rh	Alarm y 1 <sub>B</sub> SPU_CFG0_S,
ALy (y=20)	y	rh	Alarm y 1 <sub>B</sub> SPU1_S,
ALy (y=21)	y	rh	Alarm y 1 <sub>B</sub> SPU_CFG1_S,
ALy (y=22)	y	rh	Alarm y 1 <sub>B</sub> SPU_LS_SFR_S,

**EBCU\_ALSTATx (x=1)****BCU EDC Alarm Status Register x****(0060<sub>H</sub>+x\*4)****Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
AL31	AL30	AL29	AL28	AL27	AL26	AL25	AL24	AL23	AL22	AL21	AL20	AL19	AL18	AL17	AL16
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AL15	AL14	AL13	AL12	AL11	AL10	AL09	AL08	AL07	AL06	AL05	AL04	AL03	AL02	AL01	AL00
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
ALy (y=00-31)	y	rh	Alarm y

**EBCU\_ALSTATx (x=2)**

**BCU EDC Alarm Status Register x** (0060<sub>H</sub>+x\*4) **Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
AL31	AL30	AL29	AL28	AL27	AL26	AL25	AL24	AL23	AL22	AL21	AL20	AL19	AL18	AL17	AL16
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AL15	AL14	AL13	AL12	AL11	AL10	AL09	AL08	AL07	AL06	AL05	AL04	AL03	AL02	AL01	AL00
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
ALy (y=00-30)	y	rh	Alarm y
ALy (y=31)	y	rh	Alarm y 1 <sub>B</sub> EBCU_M, an EDC error was detected in an active phase of the EBCU Master Interface.

**EBCU\_ALSTATx (x=3)**

**BCU EDC Alarm Status Register x** (0060<sub>H</sub>+x\*4) **Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
AL31	AL30	AL29	AL28	AL27	AL26	AL25	AL24	AL23	AL22	AL21	AL20	AL19	AL18	AL17	AL16
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
AL15	AL14	AL13	AL12	AL11	AL10	AL09	AL08	AL07	AL06	AL05	AL04	AL03	AL02	AL01	AL00
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
ALy (y=00)	y	rh	Alarm y 1 <sub>B</sub> A_EN, multiple output enables active: A_EN_N (Master)
ALy (y=01)	y	rh	Alarm y 1 <sub>B</sub> ABORT_EN, multiple output enables active: ABORT_EN_N (Master)
ALy (y=02)	y	rh	Alarm y 1 <sub>B</sub> ACK_EN, multiple output enables active: ACK_EN_N (Default Master and Slave)
ALy (y=03)	y	rh	Alarm y 1 <sub>B</sub> D_EN, multiple output enables active: D_EN_N (Master and Slave)

Field	Bits	Type	Description
ALy (y=04-15,17-18,20-21,23-31)	y	rh	Alarm y
ALy (y=16)	y	rh	Alarm y 1 <sub>B</sub> IOC32P_M,
ALy (y=19)	y	rh	Alarm y 1 <sub>B</sub> IOC32E_M,
ALy (y=22)	y	rh	Alarm y 1 <sub>B</sub> SFI_S2F_M,

#### 4.7.4 Connectivity

##### 4.7.4.1 SBCU Connectivity

**Table 15** Connections of SBCU

Interface Signals	connects		Description
SBCU:INT	to	INT:sbcu_INT	Bus Control Unit SPB Service Request

##### 4.7.4.2 EBCU Connectivity

**Table 16** Connections of EBCU

Interface Signals	connects		Description
EBCU:INT	to	INT:bbbcu_INT	Bus Control Unit BBB Service Request

#### 4.7.5 Revision History

**Table 17** Revision History

Reference	Change to Previous Version	Comment
<b>V1.2.7</b>		
	No functional change.	
<b>V1.2.8</b>		
–	No functional changes.	–
<b>V1.2.9</b>		
<b>Page 25</b>	Missing reserved bit field added	

## CPU Subsystem (CPU)

## 5 CPU Subsystem (CPU)

This chapter describes the CPU subsystem module of the TC35x.

### 5.1 TC35x Specific Configuration

No product specific configuration for CPU

### 5.2 TC35x Specific Register Set

#### Register Address Space Table

**Table 18 Register Address Space - CPU**

Module	Base Address	End Address	Note
(CPU0)	70000000 <sub>H</sub>	7003BFFF <sub>H</sub>	Data ScratchPad RAM interface
	7003C000 <sub>H</sub>	7003FFFF <sub>H</sub>	Data Cache RAM interface
	700C0000 <sub>H</sub>	700C17FF <sub>H</sub>	Data Cache Tag RAM interface
	70100000 <sub>H</sub>	7010FFFF <sub>H</sub>	Program ScratchPad RAM interface
	70110000 <sub>H</sub>	70117FFF <sub>H</sub>	Program Cache RAM interface
	701C0000 <sub>H</sub>	701C2FFF <sub>H</sub>	Program Cache TAG RAM interface
	90000000 <sub>H</sub>	9000FFFF <sub>H</sub>	DLMU RAM interface (cached)
	B0000000 <sub>H</sub>	B000FFFF <sub>H</sub>	DLMU RAM interface (non-cached)
CPU0	F8800000 <sub>H</sub>	F881FFFF <sub>H</sub>	SRI slave interface for SFR+CSFR
(CPU1)	60000000 <sub>H</sub>	6003BFFF <sub>H</sub>	Data ScratchPad RAM interface
	6003C000 <sub>H</sub>	6003FFFF <sub>H</sub>	Data Cache RAM interface
	600C0000 <sub>H</sub>	600C17FF <sub>H</sub>	Data Cache Tag RAM interface
	60100000 <sub>H</sub>	6010FFFF <sub>H</sub>	Program ScratchPad RAM interface
	60110000 <sub>H</sub>	60117FFF <sub>H</sub>	Program Cache RAM interface
	601C0000 <sub>H</sub>	601C2FFF <sub>H</sub>	Program Cache TAG RAM interface
	90010000 <sub>H</sub>	9001FFFF <sub>H</sub>	DLMU RAM interface (cached)
	B0010000 <sub>H</sub>	B001FFFF <sub>H</sub>	DLMU RAM interface (non-cached)
CPU1	F8820000 <sub>H</sub>	F883FFFF <sub>H</sub>	SRI slave interface for SFR+CSFR
(CPU2)	50000000 <sub>H</sub>	50017FFF <sub>H</sub>	Data ScratchPad RAM interface
	50018000 <sub>H</sub>	5001BFFF <sub>H</sub>	Data Cache RAM interface
	500C0000 <sub>H</sub>	500C17FF <sub>H</sub>	Data Cache Tag RAM interface
	50100000 <sub>H</sub>	5010FFFF <sub>H</sub>	Program ScratchPad RAM interface
	50110000 <sub>H</sub>	50117FFF <sub>H</sub>	Program Cache RAM interface
	501C0000 <sub>H</sub>	501C2FFF <sub>H</sub>	Program Cache TAG RAM interface
	90020000 <sub>H</sub>	9002FFFF <sub>H</sub>	DLMU RAM interface (cached)
	B0020000 <sub>H</sub>	B002FFFF <sub>H</sub>	DLMU RAM interface (non-cached)
CPU2	F8840000 <sub>H</sub>	F885FFFF <sub>H</sub>	SRI slave interface for SFR+CSFR

## CPU Subsystem (CPU)

## Register Overview Table

## Register Overview Tables of CPU

Table 19 Register Overview - CPU0 (ascending Offset Address)

Short Name	Long Name	Offset Address	Page Number
CPU0_FLASHCON0	CPUx Flash Configuration Register 0	01100 <sub>H</sub>	<a href="#">25</a>
CPU0_FLASHCON1	CPUx Flash Configuration Register 1	01104 <sub>H</sub>	See Family Spec
CPU0_FLASHCON2	CPUx Flash Configuration Register 2	01108 <sub>H</sub>	See Family Spec
CPU0_FLASHCON3	CPUx Flash Configuration Register 3	0110C <sub>H</sub>	See Family Spec
CPU0_FLASHCON4	CPUx Flash Configuration Register 4	01110 <sub>H</sub>	See Family Spec
CPU0_KRST0	CPUx Reset Register 0	0D000 <sub>H</sub>	See Family Spec
CPU0_KRST1	CPUx Reset Register 1	0D004 <sub>H</sub>	See Family Spec
CPU0_KRSTCLR	CPUx Reset Clear Register	0D008 <sub>H</sub>	See Family Spec
CPU0_SPR_SPROT_RGNLAI (i=0-7)	CPUx Safety Protection SPR Region Lower Address Register i	0E000 <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU0_SPR_SPROT_RGNUAI (i=0-7)	CPUx Safety Protection SPR Region Upper Address Register i	0E004 <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU0_SPR_SPROT_RGNACCENAI_W (i=0-7)	CPUx Safety Protection SPR Region Write Access Enable Register Ai	0E008 <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU0_SPR_SPROT_RGNACCENBI_W (i=0-7)	CPUx Safety Protection SPR Region Write Access Enable Register Bi	0E00C <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU0_SPR_SPROT_RGNACCENAI_R (i=0-7)	CPUx Safety Protection SPR Region Read Access Enable Register Ai	0E088 <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec

## CPU Subsystem (CPU)

**Table 19 Register Overview - CPU0 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU0_SPR_SPROT_R GNACCENBi_R (i=0-7)	CPUx Safety Protection SPR Region Read Access Enable Register Bi	0E08C <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU0_SFR_SPROT_A CCENA_W	CPUx Safety Protection Register Access Enable Register A	0E100 <sub>H</sub>	See Family Spec
CPU0_SFR_SPROT_A CCENB_W	CPUx Safety Protection Region Access Enable Register B	0E104 <sub>H</sub>	See Family Spec
CPU0_LPB_SPROT_A CCENA_R	CPUx Safety Protection Region LPB Read Access Enable Register A	0E110 <sub>H</sub>	See Family Spec
CPU0_LPB_SPROT_A CCENB_R	CPUx Safety Protection Region LPB Read Access Enable Register B	0E114 <sub>H</sub>	See Family Spec
CPU0_DLMU_SPROT _RGNLai (i=0-7)	CPUx Safety Protection DLMU Region Lower Address Register i	0E200 <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU0_DLMU_SPROT _RGNUAi (i=0-7)	CPUx Safety protection DLMU Region Upper Address Register i	0E204 <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU0_DLMU_SPROT _RGNACCENAi_W (i=0-7)	CPUx Safety Protection Region DLMU Write Access Enable Register Ai	0E208 <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU0_DLMU_SPROT _RGNACCENBi_W (i=0-7)	CPUx Safety Protection Region DLMU Write Access Enable Register Bi	0E20C <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU0_DLMU_SPROT _RGNACCENAi_R (i=0-7)	CPUx Safety Protection Region DLMU Read Access Enable Register Ai	0E288 <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU0_DLMU_SPROT _RGNACCENBi_R (i=0-7)	CPUx Safety Protection Region DLMU Read Access Enable Register Bi	0E28C <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU0_OSEL	CPUx Overlay Range Select Register	0FB00 <sub>H</sub>	See Family Spec
CPU0_RABRi (i=0-31)	CPUx Redirected Address Base Register i	0FB10 <sub>H</sub> +i*12	See Family Spec
CPU0_OTARi (i=0-31)	CPUx Overlay Target Address Register i	0FB14 <sub>H</sub> +i*12	See Family Spec

## CPU Subsystem (CPU)

**Table 19 Register Overview - CPU0 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU0_OMASKi (i=0-31)	CPUx Overlay Mask Register i	0FB18 <sub>H</sub> +i*12	See Family Spec
CPU0_SEGEN	CPUx SRI Error Generation Register	11030 <sub>H</sub>	See Family Spec
CPU0_TASK_ASI	CPUx Task Address Space Identifier Register	18004 <sub>H</sub>	See Family Spec
CPU0_PMA0	CPUx Data Access Cacheability Register	18100 <sub>H</sub>	See Family Spec
CPU0_PMA1	CPUx Code Access Cacheability Register	18104 <sub>H</sub>	See Family Spec
CPU0_PMA2	CPUx Peripheral Space Identifier register	18108 <sub>H</sub>	See Family Spec
CPU0_DCON2	CPUx Data Control Register 2	19000 <sub>H</sub>	See Family Spec
CPU0_SMACON	CPUx SIST Mode Access Control Register	1900C <sub>H</sub>	See Family Spec
CPU0_DSTR	CPUx Data Synchronous Trap Register	19010 <sub>H</sub>	See Family Spec
CPU0_DATR	CPUx Data Asynchronous Trap Register	19018 <sub>H</sub>	See Family Spec
CPU0_DEADD	CPUx Data Error Address Register	1901C <sub>H</sub>	See Family Spec
CPU0_DIEAR	CPUx Data Integrity Error Address Register	19020 <sub>H</sub>	See Family Spec
CPU0_DIETR	CPUx Data Integrity Error Trap Register	19024 <sub>H</sub>	See Family Spec
CPU0_DCON0	CPUx Data Memory Control Register	19040 <sub>H</sub>	See Family Spec



## CPU Subsystem (CPU)

**Table 19 Register Overview - CPU0 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU0_PSTR	CPUx Program Synchronous Trap Register	19200 <sub>H</sub>	See Family Spec
CPU0_PCON1	CPUx Program Control 1	19204 <sub>H</sub>	See Family Spec
CPU0_PCON2	CPUx Program Control 2	19208 <sub>H</sub>	See Family Spec
CPU0_PCON0	CPUx Program Control 0	1920C <sub>H</sub>	See Family Spec
CPU0_PIEAR	CPUx Program Integrity Error Address Register	19210 <sub>H</sub>	See Family Spec
CPU0_PIETR	CPUx Program Integrity Error Trap Register	19214 <sub>H</sub>	See Family Spec
CPU0_COMPAT	CPUx Compatibility Control Register	19400 <sub>H</sub>	See Family Spec
CPU0_FPU_TRAP_CON	CPUx Trap Control Register	1A000 <sub>H</sub>	See Family Spec
CPU0_FPU_TRAP_PC	CPUx Trapping Instruction Program Counter Register	1A004 <sub>H</sub>	See Family Spec
CPU0_FPU_TRAP_OPC	CPUx Trapping Instruction Opcode Register	1A008 <sub>H</sub>	See Family Spec
CPU0_FPU_TRAP_SRC1	CPUx Trapping Instruction Operand Register	1A010 <sub>H</sub>	See Family Spec
CPU0_FPU_TRAP_SRC2	CPUx Trapping Instruction Operand Register	1A014 <sub>H</sub>	See Family Spec
CPU0_FPU_TRAP_SRC3	CPUx Trapping Instruction Operand Register	1A018 <sub>H</sub>	See Family Spec
CPU0_DPRy_L (y=0-17)	CPUx Data Protection Range y, Lower Bound Register	1C000 <sub>H</sub> +y*8	See Family Spec

## CPU Subsystem (CPU)

**Table 19 Register Overview - CPU0 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU0_DPRy_U (y=0-17)	CPUx Data Protection Range y, Upper Bound Register	1C004 <sub>H</sub> +y*8	See Family Spec
CPU0_CPRy_L (y=0-9)	CPUx Code Protection Range y Lower Bound Register	1D000 <sub>H</sub> +y*8	See Family Spec
CPU0_CPRy_U (y=0-9)	CPUx Code Protection Range y Upper Bound Register	1D004 <sub>H</sub> +y*8	See Family Spec
CPU0_CPXE_y (y=0-3)	CPUx Code Protection Execute Enable Register Set y	1E000 <sub>H</sub> +y*4	See Family Spec
CPU0_DPRE_y (y=0-3)	CPUx Data Protection Read Enable Register Set y	1E010 <sub>H</sub> +y*4	See Family Spec
CPU0_DPWE_y (y=0-3)	CPUx Data Protection Write Enable Register Set y	1E020 <sub>H</sub> +y*4	See Family Spec
CPU0_CPXE_y (y=4-5)	CPUx Code Protection Execute Enable Register Set y	1E040 <sub>H</sub> +(y-4)*4	See Family Spec
CPU0_DPRE_y (y=4-5)	CPUx Data Protection Read Enable Register Set y	1E050 <sub>H</sub> +(y-4)*4	See Family Spec
CPU0_DPWE_y (y=4-5)	CPUx Data Protection Write Enable Register Set y	1E060 <sub>H</sub> +(y-4)*4	See Family Spec
CPU0_TPS_CON	CPUx Temporal Protection System Control Register	1E400 <sub>H</sub>	See Family Spec
CPU0_TPS_TIMERy (y=0-2)	CPUx Temporal Protection System Timer Register y	1E404 <sub>H</sub> +y*4	See Family Spec
CPU0_TPS_EXTIM_ENTRY_LVAL	CPUx Exception Entry Timer Load Value	1E440 <sub>H</sub>	See Family Spec
CPU0_TPS_EXTIM_ENTRY_CVAL	CPUx Exception Entry Timer Current Value	1E444 <sub>H</sub>	See Family Spec
CPU0_TPS_EXTIM_EXIT_LVAL	CPUx Exception Exit Timer Load Value	1E448 <sub>H</sub>	See Family Spec

## CPU Subsystem (CPU)

**Table 19 Register Overview - CPU0 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU0_TPS_EXTIM_EXIT_CVAL	CPUx Exception Exit Timer Current Value	1E44C <sub>H</sub>	See Family Spec
CPU0_TPS_EXTIM_CLASS_EN	CPUx Exception Timer Class Enable Register	1E450 <sub>H</sub>	See Family Spec
CPU0_TPS_EXTIM_STATUS_TAT	CPUx Exception Timer Status Register	1E454 <sub>H</sub>	See Family Spec
CPU0_TPS_EXTIM_FCX	CPUx Exception Timer FCX Register	1E458 <sub>H</sub>	See Family Spec
CPU0_TRiEVT (i=0-7)	CPUx Trigger Event i	1F000 <sub>H</sub> +i*8	See Family Spec
CPU0_TRiADR (i=0-7)	CPUx Trigger Address i	1F004 <sub>H</sub> +i*8	See Family Spec
CPU0_CCTRL	CPUx Counter Control	1FC00 <sub>H</sub>	See Family Spec
CPU0_CCNT	CPUx CPU Clock Cycle Count	1FC04 <sub>H</sub>	See Family Spec
CPU0_ICNT	CPUx Instruction Count	1FC08 <sub>H</sub>	See Family Spec
CPU0_M1CNT	CPUx Multi-Count Register 1	1FC0C <sub>H</sub>	See Family Spec
CPU0_M2CNT	CPUx Multi-Count Register 2	1FC10 <sub>H</sub>	See Family Spec
CPU0_M3CNT	CPUx Multi-Count Register 3	1FC14 <sub>H</sub>	See Family Spec
CPU0_DBGSR	CPUx Debug Status Register	1FD00 <sub>H</sub>	See Family Spec
CPU0_EXEVT	CPUx External Event Register	1FD08 <sub>H</sub>	See Family Spec

## CPU Subsystem (CPU)

**Table 19 Register Overview - CPU0 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU0_CREVT	CPUx Core Register Access Event	1FD0C <sub>H</sub>	See Family Spec
CPU0_SWEVT	CPUx Software Debug Event	1FD10 <sub>H</sub>	See Family Spec
CPU0_TRIG_ACC	CPUx TriggerAddressx	1FD30 <sub>H</sub>	See Family Spec
CPU0_DMS	CPUx Debug Monitor Start Address	1FD40 <sub>H</sub>	See Family Spec
CPU0_DCX	CPUx Debug Context Save Area Pointer	1FD44 <sub>H</sub>	See Family Spec
CPU0_DBGTCR	CPUx Debug Trap Control Register	1FD48 <sub>H</sub>	See Family Spec
CPU0_PCXI	CPUx Previous Context Information Register	1FE00 <sub>H</sub>	See Family Spec
CPU0_PSW	CPUx Program Status Word	1FE04 <sub>H</sub>	See Family Spec
CPU0_PC	CPUx Program Counter	1FE08 <sub>H</sub>	See Family Spec
CPU0_SYSCON	CPUx System Configuration Register	1FE14 <sub>H</sub>	See Family Spec
CPU0_CPU_ID	CPUx Identification Register TC1.6.2P	1FE18 <sub>H</sub>	See Family Spec
CPU0_CORE_ID	CPUx Core Identification Register	1FE1C <sub>H</sub>	See Family Spec
CPU0_BIV	CPUx Base Interrupt Vector Table Pointer	1FE20 <sub>H</sub>	See Family Spec
CPU0_BTIV	CPUx Base Trap Vector Table Pointer	1FE24 <sub>H</sub>	See Family Spec

## CPU Subsystem (CPU)

**Table 19 Register Overview - CPU0 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU0_ISP	CPUx Interrupt Stack Pointer	1FE28 <sub>H</sub>	See Family Spec
CPU0_ICR	CPUx Interrupt Control Register	1FE2C <sub>H</sub>	See Family Spec
CPU0_FCX	CPUx Free CSA List Head Pointer	1FE38 <sub>H</sub>	See Family Spec
CPU0_LCX	CPUx Free CSA List Limit Pointer	1FE3C <sub>H</sub>	See Family Spec
CPU0_CUS_ID	CPUx Customer ID register	1FE50 <sub>H</sub>	See Family Spec
CPU0_Dy (y=0-15)	CPUx Data General Purpose Register y	1FF00 <sub>H</sub> +y*4	See Family Spec
CPU0_Ay (y=0-15)	CPUx Address General Purpose Register y	1FF80 <sub>H</sub> +y*4	See Family Spec

**Table 20 Register Overview - CPU1 (ascending Offset Address)**

Short Name	Long Name	Offset Address	Page Number
CPU1_FLASHCON0	CPUx Flash Configuration Register 0	01100 <sub>H</sub>	<a href="#">25</a>
CPU1_FLASHCON1	CPUx Flash Configuration Register 1	01104 <sub>H</sub>	See Family Spec
CPU1_FLASHCON2	CPUx Flash Configuration Register 2	01108 <sub>H</sub>	See Family Spec
CPU1_FLASHCON3	CPUx Flash Configuration Register 3	0110C <sub>H</sub>	See Family Spec
CPU1_FLASHCON4	CPUx Flash Configuration Register 4	01110 <sub>H</sub>	See Family Spec
CPU1_KRST0	CPUx Reset Register 0	0D000 <sub>H</sub>	See Family Spec

## CPU Subsystem (CPU)

**Table 20 Register Overview - CPU1 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU1_KRST1	CPUx Reset Register 1	0D004 <sub>H</sub>	See Family Spec
CPU1_KRSTCLR	CPUx Reset Clear Register	0D008 <sub>H</sub>	See Family Spec
CPU1_SPR_SPROT_RGNLAI (i=0-7)	CPUx Safety Protection SPR Region Lower Address Register i	0E000 <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU1_SPR_SPROT_RGNUAI (i=0-7)	CPUx Safety Protection SPR Region Upper Address Register i	0E004 <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU1_SPR_SPROT_RGNACCENAI_W (i=0-7)	CPUx Safety Protection SPR Region Write Access Enable Register Ai	0E008 <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU1_SPR_SPROT_RGNACCENBI_W (i=0-7)	CPUx Safety Protection SPR Region Write Access Enable Register Bi	0E00C <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU1_SPR_SPROT_RGNACCENAI_R (i=0-7)	CPUx Safety Protection SPR Region Read Access Enable Register Ai	0E088 <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU1_SPR_SPROT_RGNACCENBI_R (i=0-7)	CPUx Safety Protection SPR Region Read Access Enable Register Bi	0E08C <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU1_SFR_SPROT_ACCENA_W	CPUx Safety Protection Register Access Enable Register A	0E100 <sub>H</sub>	See Family Spec
CPU1_SFR_SPROT_ACCENB_W	CPUx Safety Protection Region Access Enable Register B	0E104 <sub>H</sub>	See Family Spec
CPU1_LPB_SPROT_ACCENA_R	CPUx Safety Protection Region LPB Read Access Enable Register A	0E110 <sub>H</sub>	See Family Spec
CPU1_LPB_SPROT_ACCENB_R	CPUx Safety Protection Region LPB Read Access Enable Register B	0E114 <sub>H</sub>	See Family Spec
CPU1_DLMU_SPROT_RGNLAI (i=0-7)	CPUx Safety Protection DLMU Region Lower Address Register i	0E200 <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU1_DLMU_SPROT_RGNUAI (i=0-7)	CPUx Safety protection DLMU Region Upper Address Register i	0E204 <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec

## CPU Subsystem (CPU)

Table 20 Register Overview - CPU1 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU1_DLMU_SPROT_RGNACCENAi_W (i=0-7)	CPUx Safety Protection Region DLMU Write Access Enable Register Ai	0E208 <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU1_DLMU_SPROT_RGNACCENBi_W (i=0-7)	CPUx Safety Protection Region DLMU Write Access Enable Register Bi	0E20C <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU1_DLMU_SPROT_RGNACCENAi_R (i=0-7)	CPUx Safety Protection Region DLMU Read Access Enable Register Ai	0E288 <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU1_DLMU_SPROT_RGNACCENBi_R (i=0-7)	CPUx Safety Protection Region DLMU Read Access Enable Register Bi	0E28C <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU1_OSEL	CPUx Overlay Range Select Register	0FB00 <sub>H</sub>	See Family Spec
CPU1_RABRi (i=0-31)	CPUx Redirected Address Base Register i	0FB10 <sub>H</sub> +i*12	See Family Spec
CPU1_OTARi (i=0-31)	CPUx Overlay Target Address Register i	0FB14 <sub>H</sub> +i*12	See Family Spec
CPU1_OMASKi (i=0-31)	CPUx Overlay Mask Register i	0FB18 <sub>H</sub> +i*12	See Family Spec
CPU1_SEGEN	CPUx SRI Error Generation Register	11030 <sub>H</sub>	See Family Spec
CPU1_TASK_ASI	CPUx Task Address Space Identifier Register	18004 <sub>H</sub>	See Family Spec
CPU1_PMA0	CPUx Data Access Cacheability Register	18100 <sub>H</sub>	See Family Spec
CPU1_PMA1	CPUx Code Access Cacheability Register	18104 <sub>H</sub>	See Family Spec
CPU1_PMA2	CPUx Peripheral Space Identifier register	18108 <sub>H</sub>	See Family Spec
CPU1_DCON2	CPUx Data Control Register 2	19000 <sub>H</sub>	See Family Spec

## CPU Subsystem (CPU)

**Table 20 Register Overview - CPU1 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU1_SMACON	CPUx SIST Mode Access Control Register	1900C <sub>H</sub>	See Family Spec
CPU1_DSTR	CPUx Data Synchronous Trap Register	19010 <sub>H</sub>	See Family Spec
CPU1_DATR	CPUx Data Asynchronous Trap Register	19018 <sub>H</sub>	See Family Spec
CPU1_DEADD	CPUx Data Error Address Register	1901C <sub>H</sub>	See Family Spec
CPU1_DIEAR	CPUx Data Integrity Error Address Register	19020 <sub>H</sub>	See Family Spec
CPU1_DIETR	CPUx Data Integrity Error Trap Register	19024 <sub>H</sub>	See Family Spec
CPU1_DCON0	CPUx Data Memory Control Register	19040 <sub>H</sub>	See Family Spec
CPU1_PSTR	CPUx Program Synchronous Trap Register	19200 <sub>H</sub>	See Family Spec
CPU1_PCON1	CPUx Program Control 1	19204 <sub>H</sub>	See Family Spec
CPU1_PCON2	CPUx Program Control 2	19208 <sub>H</sub>	See Family Spec
CPU1_PCON0	CPUx Program Control 0	1920C <sub>H</sub>	See Family Spec
CPU1_PIEAR	CPUx Program Integrity Error Address Register	19210 <sub>H</sub>	See Family Spec
CPU1_PIETR	CPUx Program Integrity Error Trap Register	19214 <sub>H</sub>	See Family Spec
CPU1_COMPAT	CPUx Compatibility Control Register	19400 <sub>H</sub>	See Family Spec



## CPU Subsystem (CPU)

**Table 20 Register Overview - CPU1 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU1_FPU_TRAP_CON	CPUx Trap Control Register	1A000 <sub>H</sub>	See Family Spec
CPU1_FPU_TRAP_PC	CPUx Trapping Instruction Program Counter Register	1A004 <sub>H</sub>	See Family Spec
CPU1_FPU_TRAP_OPCODE	CPUx Trapping Instruction Opcode Register	1A008 <sub>H</sub>	See Family Spec
CPU1_FPU_TRAP_SRC1	CPUx Trapping Instruction Operand Register	1A010 <sub>H</sub>	See Family Spec
CPU1_FPU_TRAP_SRC2	CPUx Trapping Instruction Operand Register	1A014 <sub>H</sub>	See Family Spec
CPU1_FPU_TRAP_SRC3	CPUx Trapping Instruction Operand Register	1A018 <sub>H</sub>	See Family Spec
CPU1_DPRy_L (y=0-17)	CPUx Data Protection Range y, Lower Bound Register	1C000 <sub>H</sub> +y*8	See Family Spec
CPU1_DPRy_U (y=0-17)	CPUx Data Protection Range y, Upper Bound Register	1C004 <sub>H</sub> +y*8	See Family Spec
CPU1_CPRy_L (y=0-9)	CPUx Code Protection Range y Lower Bound Register	1D000 <sub>H</sub> +y*8	See Family Spec
CPU1_CPRy_U (y=0-9)	CPUx Code Protection Range y Upper Bound Register	1D004 <sub>H</sub> +y*8	See Family Spec
CPU1_CPXE_y (y=0-3)	CPUx Code Protection Execute Enable Register Set y	1E000 <sub>H</sub> +y*4	See Family Spec
CPU1_DPRE_y (y=0-3)	CPUx Data Protection Read Enable Register Set y	1E010 <sub>H</sub> +y*4	See Family Spec
CPU1_DPWE_y (y=0-3)	CPUx Data Protection Write Enable Register Set y	1E020 <sub>H</sub> +y*4	See Family Spec
CPU1_CPXE_y (y=4-5)	CPUx Code Protection Execute Enable Register Set y	1E040 <sub>H</sub> +(y-4)*4	See Family Spec

## CPU Subsystem (CPU)

Table 20 Register Overview - CPU1 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU1_DPRE_y (y=4-5)	CPUx Data Protection Read Enable Register Set y	1E050 <sub>H</sub> +(y-4)*4	See Family Spec
CPU1_DPWE_y (y=4-5)	CPUx Data Protection Write Enable Register Set y	1E060 <sub>H</sub> +(y-4)*4	See Family Spec
CPU1_TPS_CON	CPUx Temporal Protection System Control Register	1E400 <sub>H</sub>	See Family Spec
CPU1_TPS_TIMERy (y=0-2)	CPUx Temporal Protection System Timer Register y	1E404 <sub>H</sub> +y*4	See Family Spec
CPU1_TPS_EXTIM_ENTRY_LVAL	CPUx Exception Entry Timer Load Value	1E440 <sub>H</sub>	See Family Spec
CPU1_TPS_EXTIM_ENTRY_CVAL	CPUx Exception Entry Timer Current Value	1E444 <sub>H</sub>	See Family Spec
CPU1_TPS_EXTIM_EXIT_LVAL	CPUx Exception Exit Timer Load Value	1E448 <sub>H</sub>	See Family Spec
CPU1_TPS_EXTIM_EXIT_CVAL	CPUx Exception Exit Timer Current Value	1E44C <sub>H</sub>	See Family Spec
CPU1_TPS_EXTIM_CLASS_EN	CPUx Exception Timer Class Enable Register	1E450 <sub>H</sub>	See Family Spec
CPU1_TPS_EXTIM_STAT	CPUx Exception Timer Status Register	1E454 <sub>H</sub>	See Family Spec
CPU1_TPS_EXTIM_FCX	CPUx Exception Timer FCX Register	1E458 <sub>H</sub>	See Family Spec
CPU1_TRIEVT (i=0-7)	CPUx Trigger Event i	1F000 <sub>H</sub> +i*8	See Family Spec
CPU1_TRIADR (i=0-7)	CPUx Trigger Address i	1F004 <sub>H</sub> +i*8	See Family Spec
CPU1_CCTRL	CPUx Counter Control	1FC00 <sub>H</sub>	See Family Spec

## CPU Subsystem (CPU)

**Table 20 Register Overview - CPU1 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU1_CCNT	CPUx CPU Clock Cycle Count	1FC04 <sub>H</sub>	See Family Spec
CPU1_ICNT	CPUx Instruction Count	1FC08 <sub>H</sub>	See Family Spec
CPU1_M1CNT	CPUx Multi-Count Register 1	1FC0C <sub>H</sub>	See Family Spec
CPU1_M2CNT	CPUx Multi-Count Register 2	1FC10 <sub>H</sub>	See Family Spec
CPU1_M3CNT	CPUx Multi-Count Register 3	1FC14 <sub>H</sub>	See Family Spec
CPU1_DBGSR	CPUx Debug Status Register	1FD00 <sub>H</sub>	See Family Spec
CPU1_EXEVT	CPUx External Event Register	1FD08 <sub>H</sub>	See Family Spec
CPU1_CREVT	CPUx Core Register Access Event	1FD0C <sub>H</sub>	See Family Spec
CPU1_SWEVT	CPUx Software Debug Event	1FD10 <sub>H</sub>	See Family Spec
CPU1_TRIG_ACC	CPUx TriggerAddressx	1FD30 <sub>H</sub>	See Family Spec
CPU1_DMS	CPUx Debug Monitor Start Address	1FD40 <sub>H</sub>	See Family Spec
CPU1_DCX	CPUx Debug Context Save Area Pointer	1FD44 <sub>H</sub>	See Family Spec
CPU1_DBGTCR	CPUx Debug Trap Control Register	1FD48 <sub>H</sub>	See Family Spec
CPU1_PCXI	CPUx Previous Context Information Register	1FE00 <sub>H</sub>	See Family Spec

## CPU Subsystem (CPU)

**Table 20 Register Overview - CPU1 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU1_PSW	CPUx Program Status Word	1FE04 <sub>H</sub>	See Family Spec
CPU1_PC	CPUx Program Counter	1FE08 <sub>H</sub>	See Family Spec
CPU1_SYSCON	CPUx System Configuration Register	1FE14 <sub>H</sub>	See Family Spec
CPU1_CPU_ID	CPUx Identification Register TC1.6.2P	1FE18 <sub>H</sub>	See Family Spec
CPU1_CORE_ID	CPUx Core Identification Register	1FE1C <sub>H</sub>	See Family Spec
CPU1_BIV	CPUx Base Interrupt Vector Table Pointer	1FE20 <sub>H</sub>	See Family Spec
CPU1_BTV	CPUx Base Trap Vector Table Pointer	1FE24 <sub>H</sub>	See Family Spec
CPU1_ISP	CPUx Interrupt Stack Pointer	1FE28 <sub>H</sub>	See Family Spec
CPU1_ICR	CPUx Interrupt Control Register	1FE2C <sub>H</sub>	See Family Spec
CPU1_FCX	CPUx Free CSA List Head Pointer	1FE38 <sub>H</sub>	See Family Spec
CPU1_LCX	CPUx Free CSA List Limit Pointer	1FE3C <sub>H</sub>	See Family Spec
CPU1_CUS_ID	CPUx Customer ID register	1FE50 <sub>H</sub>	See Family Spec
CPU1_Dy (y=0-15)	CPUx Data General Purpose Register y	1FF00 <sub>H</sub> +y*4	See Family Spec
CPU1_Ay (y=0-15)	CPUx Address General Purpose Register y	1FF80 <sub>H</sub> +y*4	See Family Spec

## CPU Subsystem (CPU)

**Table 21 Register Overview - CPU2 (ascending Offset Address)**

Short Name	Long Name	Offset Address	Page Number
CPU2_FLASHCON0	CPUx Flash Configuration Register 0	01100 <sub>H</sub>	See Family Spec
CPU2_FLASHCON1	CPUx Flash Configuration Register 1	01104 <sub>H</sub>	See Family Spec
CPU2_FLASHCON2	CPUx Flash Configuration Register 2	01108 <sub>H</sub>	See Family Spec
CPU2_FLASHCON3	CPUx Flash Configuration Register 3	0110C <sub>H</sub>	See Family Spec
CPU2_FLASHCON4	CPUx Flash Configuration Register 4	01110 <sub>H</sub>	See Family Spec
CPU2_KRST0	CPUx Reset Register 0	0D000 <sub>H</sub>	See Family Spec
CPU2_KRST1	CPUx Reset Register 1	0D004 <sub>H</sub>	See Family Spec
CPU2_KRSTCLR	CPUx Reset Clear Register	0D008 <sub>H</sub>	See Family Spec
CPU2_SPR_SPROT_R GNLAI (i=0-7)	CPUx Safety Protection SPR Region Lower Address Register i	0E000 <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU2_SPR_SPROT_R GNUAI (i=0-7)	CPUx Safety Protection SPR Region Upper Address Register i	0E004 <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU2_SPR_SPROT_R GNACCENAI_W (i=0-7)	CPUx Safety Protection SPR Region Write Access Enable Register Ai	0E008 <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU2_SPR_SPROT_R GNACCENBI_W (i=0-7)	CPUx Safety Protection SPR Region Write Access Enable Register Bi	0E00C <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU2_SPR_SPROT_R GNACCENAI_R (i=0-7)	CPUx Safety Protection SPR Region Read Access Enable Register Ai	0E088 <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU2_SPR_SPROT_R GNACCENBI_R (i=0-7)	CPUx Safety Protection SPR Region Read Access Enable Register Bi	0E08C <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec

## CPU Subsystem (CPU)

**Table 21 Register Overview - CPU2 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU2_SFR_SPROT_A CCENA_W	CPUx Safety Protection Register Access Enable Register A	0E100 <sub>H</sub>	See Family Spec
CPU2_SFR_SPROT_A CCENB_W	CPUx Safety Protection Region Access Enable Register B	0E104 <sub>H</sub>	See Family Spec
CPU2_LPB_SPROT_A CCENA_R	CPUx Safety Protection Region LPB Read Access Enable Register A	0E110 <sub>H</sub>	See Family Spec
CPU2_LPB_SPROT_A CCENB_R	CPUx Safety Protection Region LPB Read Access Enable Register B	0E114 <sub>H</sub>	See Family Spec
CPU2_DLMU_SPROT _RGNLAI (i=0-7)	CPUx Safety Protection DLMU Region Lower Address Register i	0E200 <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU2_DLMU_SPROT _RGNUAI (i=0-7)	CPUx Safety protection DLMU Region Upper Address Register i	0E204 <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU2_DLMU_SPROT _RGNACCENAI_W (i=0-7)	CPUx Safety Protection Region DLMU Write Access Enable Register Ai	0E208 <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU2_DLMU_SPROT _RGNACCENBi_W (i=0-7)	CPUx Safety Protection Region DLMU Write Access Enable Register Bi	0E20C <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU2_DLMU_SPROT _RGNACCENAI_R (i=0-7)	CPUx Safety Protection Region DLMU Read Access Enable Register Ai	0E288 <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU2_DLMU_SPROT _RGNACCENBi_R (i=0-7)	CPUx Safety Protection Region DLMU Read Access Enable Register Bi	0E28C <sub>H</sub> +i*10 <sub>H</sub>	See Family Spec
CPU2_OSEL	CPUx Overlay Range Select Register	0FB00 <sub>H</sub>	See Family Spec
CPU2_RABRi (i=0-31)	CPUx Redirected Address Base Register i	0FB10 <sub>H</sub> +i*12	See Family Spec
CPU2_OTARi (i=0-31)	CPUx Overlay Target Address Register i	0FB14 <sub>H</sub> +i*12	See Family Spec
CPU2_OMASKi (i=0-31)	CPUx Overlay Mask Register i	0FB18 <sub>H</sub> +i*12	See Family Spec

## CPU Subsystem (CPU)

**Table 21 Register Overview - CPU2 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU2_SEGEN	CPUx SRI Error Generation Register	11030 <sub>H</sub>	See Family Spec
CPU2_TASK_ASI	CPUx Task Address Space Identifier Register	18004 <sub>H</sub>	See Family Spec
CPU2_PMA0	CPUx Data Access Cacheability Register	18100 <sub>H</sub>	See Family Spec
CPU2_PMA1	CPUx Code Access Cacheability Register	18104 <sub>H</sub>	See Family Spec
CPU2_PMA2	CPUx Peripheral Space Identifier register	18108 <sub>H</sub>	See Family Spec
CPU2_DCON2	CPUx Data Control Register 2	19000 <sub>H</sub>	See Family Spec
CPU2_SMACON	CPUx SIST Mode Access Control Register	1900C <sub>H</sub>	See Family Spec
CPU2_DSTR	CPUx Data Synchronous Trap Register	19010 <sub>H</sub>	See Family Spec
CPU2_DATR	CPUx Data Asynchronous Trap Register	19018 <sub>H</sub>	See Family Spec
CPU2_DEADD	CPUx Data Error Address Register	1901C <sub>H</sub>	See Family Spec
CPU2_DIEAR	CPUx Data Integrity Error Address Register	19020 <sub>H</sub>	See Family Spec
CPU2_DIETR	CPUx Data Integrity Error Trap Register	19024 <sub>H</sub>	See Family Spec
CPU2_DCON0	CPUx Data Memory Control Register	19040 <sub>H</sub>	See Family Spec
CPU2_PSTR	CPUx Program Synchronous Trap Register	19200 <sub>H</sub>	See Family Spec

## CPU Subsystem (CPU)

**Table 21 Register Overview - CPU2 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU2_PCON1	CPUx Program Control 1	19204 <sub>H</sub>	See Family Spec
CPU2_PCON2	CPUx Program Control 2	19208 <sub>H</sub>	See Family Spec
CPU2_PCON0	CPUx Program Control 0	1920C <sub>H</sub>	See Family Spec
CPU2_PIEAR	CPUx Program Integrity Error Address Register	19210 <sub>H</sub>	See Family Spec
CPU2_PIETR	CPUx Program Integrity Error Trap Register	19214 <sub>H</sub>	See Family Spec
CPU2_COMPAT	CPUx Compatibility Control Register	19400 <sub>H</sub>	See Family Spec
CPU2_FPU_TRAP_CON	CPUx Trap Control Register	1A000 <sub>H</sub>	See Family Spec
CPU2_FPU_TRAP_PC	CPUx Trapping Instruction Program Counter Register	1A004 <sub>H</sub>	See Family Spec
CPU2_FPU_TRAP_OPC	CPUx Trapping Instruction Opcode Register	1A008 <sub>H</sub>	See Family Spec
CPU2_FPU_TRAP_SRC1	CPUx Trapping Instruction Operand Register	1A010 <sub>H</sub>	See Family Spec
CPU2_FPU_TRAP_SRC2	CPUx Trapping Instruction Operand Register	1A014 <sub>H</sub>	See Family Spec
CPU2_FPU_TRAP_SRC3	CPUx Trapping Instruction Operand Register	1A018 <sub>H</sub>	See Family Spec
CPU2_DPRy_L (y=0-17)	CPUx Data Protection Range y, Lower Bound Register	1C000 <sub>H</sub> +y*8	See Family Spec
CPU2_DPRy_U (y=0-17)	CPUx Data Protection Range y, Upper Bound Register	1C004 <sub>H</sub> +y*8	See Family Spec



## CPU Subsystem (CPU)

**Table 21 Register Overview - CPU2 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU2_CPRy_L (y=0-9)	CPUx Code Protection Range y Lower Bound Register	1D000 <sub>H</sub> +y*8	See Family Spec
CPU2_CPRy_U (y=0-9)	CPUx Code Protection Range y Upper Bound Register	1D004 <sub>H</sub> +y*8	See Family Spec
CPU2_CPXE_y (y=0-3)	CPUx Code Protection Execute Enable Register Set y	1E000 <sub>H</sub> +y*4	See Family Spec
CPU2_DPRE_y (y=0-3)	CPUx Data Protection Read Enable Register Set y	1E010 <sub>H</sub> +y*4	See Family Spec
CPU2_DPWE_y (y=0-3)	CPUx Data Protection Write Enable Register Set y	1E020 <sub>H</sub> +y*4	See Family Spec
CPU2_CPXE_y (y=4-5)	CPUx Code Protection Execute Enable Register Set y	1E040 <sub>H</sub> +(y-4)*4	See Family Spec
CPU2_DPRE_y (y=4-5)	CPUx Data Protection Read Enable Register Set y	1E050 <sub>H</sub> +(y-4)*4	See Family Spec
CPU2_DPWE_y (y=4-5)	CPUx Data Protection Write Enable Register Set y	1E060 <sub>H</sub> +(y-4)*4	See Family Spec
CPU2_TPS_CON	CPUx Temporal Protection System Control Register	1E400 <sub>H</sub>	See Family Spec
CPU2_TPS_TIMERy (y=0-2)	CPUx Temporal Protection System Timer Register y	1E404 <sub>H</sub> +y*4	See Family Spec
CPU2_TPS_EXTIM_ENTRY_LVAL	CPUx Exception Entry Timer Load Value	1E440 <sub>H</sub>	See Family Spec
CPU2_TPS_EXTIM_ENTRY_CVAL	CPUx Exception Entry Timer Current Value	1E444 <sub>H</sub>	See Family Spec
CPU2_TPS_EXTIM_EXIT_LVAL	CPUx Exception Exit Timer Load Value	1E448 <sub>H</sub>	See Family Spec
CPU2_TPS_EXTIM_EXIT_CVAL	CPUx Exception Exit Timer Current Value	1E44C <sub>H</sub>	See Family Spec

## CPU Subsystem (CPU)

**Table 21 Register Overview - CPU2 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU2_TPS_EXTIM_CLASS_EN	CPUx Exception Timer Class Enable Register	1E450 <sub>H</sub>	See Family Spec
CPU2_TPS_EXTIM_STAT	CPUx Exception Timer Status Register	1E454 <sub>H</sub>	See Family Spec
CPU2_TPS_EXTIM_FCX	CPUx Exception Timer FCX Register	1E458 <sub>H</sub>	See Family Spec
CPU2_TRiEVT (i=0-7)	CPUx Trigger Event i	1F000 <sub>H</sub> +i*8	See Family Spec
CPU2_TRiADR (i=0-7)	CPUx Trigger Address i	1F004 <sub>H</sub> +i*8	See Family Spec
CPU2_CCTRL	CPUx Counter Control	1FC00 <sub>H</sub>	See Family Spec
CPU2_CCNT	CPUx CPU Clock Cycle Count	1FC04 <sub>H</sub>	See Family Spec
CPU2_ICNT	CPUx Instruction Count	1FC08 <sub>H</sub>	See Family Spec
CPU2_M1CNT	CPUx Multi-Count Register 1	1FC0C <sub>H</sub>	See Family Spec
CPU2_M2CNT	CPUx Multi-Count Register 2	1FC10 <sub>H</sub>	See Family Spec
CPU2_M3CNT	CPUx Multi-Count Register 3	1FC14 <sub>H</sub>	See Family Spec
CPU2_DBGSR	CPUx Debug Status Register	1FD00 <sub>H</sub>	See Family Spec
CPU2_EXEVT	CPUx External Event Register	1FD08 <sub>H</sub>	See Family Spec
CPU2_CREVT	CPUx Core Register Access Event	1FD0C <sub>H</sub>	See Family Spec

## CPU Subsystem (CPU)

**Table 21 Register Overview - CPU2 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU2_SWEVT	CPUx Software Debug Event	1FD10 <sub>H</sub>	See Family Spec
CPU2_TRIG_ACC	CPUx TriggerAddressx	1FD30 <sub>H</sub>	See Family Spec
CPU2_DMS	CPUx Debug Monitor Start Address	1FD40 <sub>H</sub>	See Family Spec
CPU2_DCX	CPUx Debug Context Save Area Pointer	1FD44 <sub>H</sub>	See Family Spec
CPU2_DBGTCR	CPUx Debug Trap Control Register	1FD48 <sub>H</sub>	See Family Spec
CPU2_PCXI	CPUx Previous Context Information Register	1FE00 <sub>H</sub>	See Family Spec
CPU2_PSW	CPUx Program Status Word	1FE04 <sub>H</sub>	See Family Spec
CPU2_PC	CPUx Program Counter	1FE08 <sub>H</sub>	See Family Spec
CPU2_SYSCON	CPUx System Configuration Register	1FE14 <sub>H</sub>	See Family Spec
CPU2_CPU_ID	CPUx Identification Register TC1.6.2P	1FE18 <sub>H</sub>	See Family Spec
CPU2_CORE_ID	CPUx Core Identification Register	1FE1C <sub>H</sub>	See Family Spec
CPU2_BIV	CPUx Base Interrupt Vector Table Pointer	1FE20 <sub>H</sub>	See Family Spec
CPU2_BTV	CPUx Base Trap Vector Table Pointer	1FE24 <sub>H</sub>	See Family Spec
CPU2_ISP	CPUx Interrupt Stack Pointer	1FE28 <sub>H</sub>	See Family Spec

## CPU Subsystem (CPU)

**Table 21 Register Overview - CPU2 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Page Number
CPU2_ICR	CPUx Interrupt Control Register	1FE2C <sub>H</sub>	See Family Spec
CPU2_FCX	CPUx Free CSA List Head Pointer	1FE38 <sub>H</sub>	See Family Spec
CPU2_LCX	CPUx Free CSA List Limit Pointer	1FE3C <sub>H</sub>	See Family Spec
CPU2_CUS_ID	CPUx Customer ID register	1FE50 <sub>H</sub>	See Family Spec
CPU2_Dy (y=0-15)	CPUx Data General Purpose Register y	1FF00 <sub>H</sub> +y*4	See Family Spec
CPU2_Ay (y=0-15)	CPUx Address General Purpose Register y	1FF80 <sub>H</sub> +y*4	See Family Spec

## CPU Subsystem (CPU)

## 5.3 TC35x Specific Registers

## 5.3.1 SRI slave interface for SFR+CSFR

## CPUx Flash Configuration Register 0

Software may program a Flash Prefetch Buffer with a master tag identifier stored in Flash Configuration Register 0.

If a CPU instance does not have a local PFlash bank then the FLASHCON0 register associated with that instance will have no functionality.

## CPU0\_FLASHCON0

CPUx Flash Configuration Register 0 (01100<sub>H</sub>)

Reset Value: Table 22

## CPU1\_FLASHCON0

CPUx Flash Configuration Register 0 (01100<sub>H</sub>)

Reset Value: Table 23

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RES		TAG4						RES		TAG3					
r		rw						r		rw					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES		TAG2						RES		TAG1					
r		rw						r		rw					

Field	Bits	Type	Description
TAG1	5:0	rw	<b>Flash Prefetch Buffer 1 Configuration</b> FPB is assigned to on chip bus master with master tag id equal to TAG1.
RES	7:6, 15:14, 23:22, 31:30	r	<b>Reserved</b> Always read as 0; should be written with 0.
TAG2	13:8	rw	<b>Flash Prefetch Buffer 2 Configuration</b> FPB is assigned to on chip bus master with master tag id equal to TAG2.
TAG3	21:16	rw	<b>Flash Prefetch Buffer 3 Configuration</b> FPB is assigned to on chip bus master with master tag id equal to TAG3.
TAG4	29:24	rw	<b>Flash Prefetch Buffer 4 Configuration</b> FPB is assigned to on chip bus master with master tag id equal to TAG4.

Table 22 Reset Values of CPU0\_FLASHCON0

Reset Type	Reset Value	Note
Application Reset	3F3F 3F3F <sub>H</sub>	
CFS Value	2221 2120 <sub>H</sub>	

## CPU Subsystem (CPU)

**Table 23** Reset Values of **CPU1\_FLASHCON0**

Reset Type	Reset Value	Note
Application Reset	3F3F 3F3F <sub>H</sub>	
CFS Value	2220 2021 <sub>H</sub>	

## 5.4 Connectivity

No connections in TC35x

## 5.5 Revision History

**Table 24** Revision History

Reference	Change to Previous Version	Comment
<b>V1.1.16</b>		
	No change	
<b>V1.1.17</b>		
	No change	
<b>V1.1.18</b>		
	No change	
<b>V1.1.19</b>		
	No change	
<b>V1.1.20</b>		
<b>Page 2, 9, 17</b>	Change index variable from 'x' to intended 'i' for registers SPR_SPROT_RGNACCENAi_R and SPR_SPROT_RGNACCENBi_R to remove confusion with CPU instance variable.	
<b>Page 2, 9, 17</b>	Change index variable from 'x' to intended 'i' for registers all DLMU_SPROT registers to remove confusion with CPU instance variable.	
<b>V1.1.21</b>		
	No change	

## 6 Non Volatile Memory (NVM) Subsystem


### 6.1 Overview

The Non Volatile Memory (NVM) Subsystem comprises of the Data Memory Unit (DMU), Program Flash Interface (PFI), and Non Volatile Memory module (comprising of the Flash Standard Interface (FSI), Program and Data Flash memories and Program Flash Read Write buffer (PFRWB)).

- Data Memory Unit (DMU): Controls command sequences executed on all program and data flash memories.
- Flash Standard Interface (FSI): Executes erase, program and verify operations on all flash memories.
- Program Flash (PFLASH): Divided into one or more banks each connected to a CPU. It is used by the application to store program code and data constants. Compute performance is optimized by using a point-to-point interface to minimize latency and maximize bandwidth. Each PFLASH is connected to a PFlash Read Write Buffer (PFRWB) that performs the ECC correction and detection and provides the read data to the system.
- Program Flash Interface (PFI): Each PFLASH bank has a unique point-to-point fast connection to a CPU provided by a PFI. The PFI interfaces between the CPU and the PFRWB and contains the Prefetch Buffers for storing speculative data.
- Data Flash (DFLASH): The Data Flash Module is used to emulate EEPROM and store data and divided into two banks. DFLASH read accesses are relatively slow compared to PFLASH accesses. The DFlash Read Write Buffer (DFRWB) in the FSI interfaces to the DFLASH to provide the read data. Data Flash Module also contains regions to store configuration data - User Configuration Blocks (UCBs), and Configuration Sector (CFS) which is not accessible by user.
- Boot ROM (BROM): Connected to the system via the DMU SRI port.
  - Tuning protection (commonly called the “Secure Watchdog”) to protect user software and data from maltuning data.

**Attention:** *The ‘Non Volatile Memory Subsystem’ chapter is the AURIX PMU chapter re-structured for closer alignment to AURIXTC3XX product architecture. It comprises of the DMU, PFI, NVM and UCB Chapters. Please note that the application accessible registers located in the FSI, and the PFLASH read status and control registers are described in the NVM chapter.*

## Non Volatile Memory (NVM) Subsystem



**Figure 4 Non Volatile Memory (NVM) Subsystem**

The purpose of the PFLASH NVM is:

- One or more PFLASH banks stores program code and data constants.
- Implementation of Erase Counters.

The purpose of the DFLASH NVM is:

- Emulation of Electrically Erasable Programmable Read Only Memory (EEPROM):
  - CPU-EEPROM used by the user application.
  - HSM-EEPROM used by the security application.
- Multiple User Configuration Blocks (UCB) used for:
  - Password based read protection combined with write protection.
  - Read-only UCB configured by IFX with unique chip identifier and trimming data.
- Configuration Sector (CFS) stores system set-up data not accessible by the user.

Data stored in the NVM is protected by ECC checksum.

- An ECC decoder at the output of the NVM corrects and detects faults in the NVM array.
- The NVM is fault tolerant and supports system operation in the presence of a number of NVM bit errors.
- For Program Flash the calculation of the ECC checksum is extended across the address to provide read protection against addressing faults.

If the Flash is not operating in the application then the NVM may be programmed and erased by command sequences executed by the FSI micro controller. All read accesses to Flash are memory mapped reads. Margin read levels may be used to check how completely a cell is programmed or erased.

The Non Volatile Memory interface micro architecture includes a security layer and a safety layer.

### Security Layer (provided by DMU and PFI)

- Read protection is enabled/disabled with a Flash Module (Bank) granularity.



---

**Non Volatile Memory (NVM) Subsystem**

- Write protection is enabled/disabled with a Flash Module sector based granularity.

**Safety Layer**

- Master specific read access protection to each Flash Module (Bank).
- Master specific read and write access control to individual Special Function Registers (SFRs).
- Integrity of data stored in the NVM is ensured by an ECC checksum
- Integrity of PFlash read path is ensured by monitoring of read parameters in the FSI (MISR, redundant Flip Flops etc.), PFI partial lockstep mechanism, protection of PFlash wait cycles with ECC checksum, protection of data from PFI to CPU by ECC checksum and an additional safety mechanism to ensure that the local PFlash is not being programmed/erased when not expected by PFI.

---

**Non Volatile Memory (NVM) Subsystem****6.2 Revision History****Table 25 Revision History**

Reference	Change to Previous Version	Comment
<b>V2.0.3</b>		
	Created to form a concise introduction chapter for the appendices	
<b>V2.0.4</b>		
	No Changes.	
<b>V2.0.5</b>		
	No Changes.	
<b>V2.0.6</b>		
	No Changes.	
<b>V2.0.7</b>		
	No Changes.	

## 6.3 Data Memory Unit (DMU)

This chapter supplements the family documentation with the device specific information for TC35x.

### 6.3.1 TC35x Specific Register Set

#### Register Address Space Table

**Table 26 Register Address Space - PMU**

Module	Base Address	End Address	Note
PMU	F8038000 <sub>H</sub>	F803FFFF <sub>H</sub>	sri slave interface

**Table 27 Register Address Space - DMU**

Module	Base Address	End Address	Note
(DMU)	8FFF0000 <sub>H</sub>	8FFFFFFF <sub>H</sub>	Boot ROM (BROM)
	AF000000 <sub>H</sub>	AF01FFFF <sub>H</sub>	Data Flash 0 EEPROM (DF0) and Host Command Sequence Interpreter
	AFC00000 <sub>H</sub>	AFC1FFFF <sub>H</sub>	Data Flash 1 EEPROM (DF1) and HSM Command Sequence Interpreter
	AFFF0000 <sub>H</sub>	AFFFFFFF <sub>H</sub>	Boot ROM (BROM)
DMU	F8040000 <sub>H</sub>	F807FFFF <sub>H</sub>	SRI slave interface - Register Address Space
(DMU)	FFC00000 <sub>H</sub>	FFC1FFFF <sub>H</sub>	Data Flash 1 EEPROM (DF1) and HSM Command Sequence Interpreter

#### Register Overview Table

**Table 28 Register Overview - PMU (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
PMU_ID	Module Identification Register	0508 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec

**Table 29 Register Overview - DMU (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
DMU_HF_ID	Module Identification Register	0000008 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
DMU_HF_STATUS	Flash Status Register	0000010 <sub>H</sub>	U,SV	BE	Application Reset	<b>11</b>

**Table 29 Register Overview - DMU (ascending Offset Address) (cont'd)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
DMU_HF_CONTR OL	Flash Control Register	0000014 H	U,SV	P,SV,E	Application Reset	See Family Spec
DMU_HF_OPERA TION	Flash Operation Register	0000018 H	U,SV	BE	System Reset	See Family Spec
DMU_HF_PROTE CT	Flash Protection Status Register	000001C H	U,SV	BE	Application Reset	<b>13</b>
DMU_HF_CONFI RM0	Flash Confirm Status Register 0	0000020 H	U,SV	BE	Application Reset	See Family Spec
DMU_HF_CONFI RM1	Flash Confirm Status Register 1	0000024 H	U,SV	BE	Application Reset	See Family Spec
DMU_HF_CONFI RM2	Flash Confirm Status Register 2	0000028 H	U,SV	BE	Application Reset	See Family Spec
DMU_HF_EER	Enable Error Interrupt Control Register	0000030 H	U,SV	P,SV	Application Reset	See Family Spec
DMU_HF_ERRSR	Error Status Register	0000034 H	U,SV	BE	Application Reset	See Family Spec
DMU_HF_CLRE	Clear Error Register	0000038 H	U,SV	P,SV	Application Reset	See Family Spec
DMU_HF_ECCR	DF0 ECC Read Register	0000040 H	U,SV	BE	Application Reset	See Family Spec
DMU_HF_ECCS	DF0 ECC Status Register	0000044 H	U,SV	BE	Application Reset	See Family Spec
DMU_HF_ECCC	DF0 ECC Control Register	0000048 H	U,SV	P,SV,E	Application Reset	See Family Spec
DMU_HF_ECCW	DF0 ECC Write Register	000004C H	U,SV	P,SV,E	Application Reset	See Family Spec
DMU_HF_CCONT ROL	Cranking Control Register	0000050 H	U,SV	P,SV	System Reset	See Family Spec

**Table 29 Register Overview - DMU (ascending Offset Address) (cont'd)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
DMU_HF_PSTAT US	Power Status Register	0000060 H	U,SV	BE	Application Reset	See Family Spec
DMU_HF_PCONT ROL	Power Control Register	0000064 H	U,SV	P,SV	Application Reset	See Family Spec
DMU_HF_PWAIT	PFLASH Wait Cycle Register	0000068 H	U,SV	P,SV,E	System Reset	See Family Spec
DMU_HF_DWAIT	DFLASH Wait Cycle Register	000006C H	U,SV	P,SV,E	System Reset	See Family Spec
DMU_HF_PROCO NUSR	DF0 User Mode Control	0000074 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HF_PROCO NPF	PFLASH Protection Configuration	0000080 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HF_PROCO NTP	Tuning Protection Configuration	0000084 H	U,SV	BE	See page 15	15
DMU_HF_PROCO NDF	DFLASH Protection Configuration	0000088 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HF_PROCO NRAM	RAM Configuration	000008C H	U,SV	BE	See Family Spec	See Family Spec
DMU_HF_PROCO NDBG	Debug Interface Protection Configuration	0000090 H	U,SV	BE	See Family Spec	See Family Spec
DMU_HF_SUSPE ND	Suspend Control Register	00000F0 H	U,SV	P,U,SV	Application Reset	See Family Spec
DMU_HF_MARGI N	Margin Control Register	00000F4 H	U,SV	P,U,SV	Application Reset	See Family Spec
DMU_HF_ACCEN 1	Access Enable Register 1	00000F8 H	U,SV	SV,SE	Application Reset	See Family Spec
DMU_HF_ACCEN 0	Access Enable Register 0	00000FC H	U,SV	SV,SE	Application Reset	See Family Spec

**Table 29 Register Overview - DMU (ascending Offset Address) (cont'd)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
DMU_HP_PROCO NPi0 (i=0-1)	PFLASH Bank i Protection Configuration 0	0010000 H+i*100 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NPi1 (i=0-1)	PFLASH Bank i Protection Configuration 1	0010004 H+i*100 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NPi2 (i=0-1)	PFLASH Bank i Protection Configuration 2	0010008 H+i*100 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NPi3 (i=0-1)	PFLASH Bank i Protection Configuration 3	001000C H+i*100 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NPi4 (i=0-1)	PFLASH Bank i Protection Configuration 4	0010010 H+i*100 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NPi5 (i=0-1)	PFLASH Bank i Protection Configuration 5	0010014 H+i*100 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NOTPi0 (i=0-1)	PFLASH Bank i OTP Protection Configuration 0	0010040 H+i*100 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NOTPi1 (i=0-1)	PFLASH Bank i OTP Protection Configuration 1	0010044 H+i*100 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NOTPi2 (i=0-1)	PFLASH Bank i OTP Protection Configuration 2	0010048 H+i*100 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NOTPi3 (i=0-1)	PFLASH Bank i OTP Protection Configuration 3	001004C H+i*100 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NOTPi4 (i=0-1)	PFLASH Bank i OTP Protection Configuration 4	0010050 H+i*100 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NOTPi5 (i=0-1)	PFLASH Bank i OTP Protection Configuration 5	0010054 H+i*100 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NWOPi0 (i=0-1)	PFLASH Bank i WOP Configuration 0	0010080 H+i*100 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NWOPi1 (i=0-1)	PFLASH Bank i WOP Configuration 1	0010084 H+i*100 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec

**Table 29 Register Overview - DMU (ascending Offset Address) (cont'd)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
DMU_HP_PROCO NWOPi2 (i=0-1)	PFLASH Bank i WOP Configuration 2	0010088 H+i*100 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NWOPi3 (i=0-1)	PFLASH Bank i WOP Configuration 3	001008C H+i*100 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NWOPi4 (i=0-1)	PFLASH Bank i WOP Configuration 4	0010090 H+i*100 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_PROCO NWOPi5 (i=0-1)	PFLASH Bank i WOP Configuration 5	0010094 H+i*100 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_ECPRI Oi0 (i=0-1)	PFLASH Bank i Erase Counter Priority configuration 0	00100A0 H+i*100 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_ECPRI Oi1 (i=0-1)	PFLASH Bank i Erase Counter Priority Configuration 1	00100A4 H+i*100 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_ECPRI Oi2 (i=0-1)	PFLASH Bank i Erase Counter Priority Configuration 2	00100A8 H+i*100 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_ECPRI Oi3 (i=0-1)	PFLASH Bank i Erase Counter Priority Configuration 3	00100AC H+i*100 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_ECPRI Oi4 (i=0-1)	PFLASH Bank i Erase Counter Priority Configuration 4	00100B0 H+i*100 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
DMU_HP_ECPRI Oi5 (i=0-1)	PFLASH Bank i Erase Counter Priority Configuration 5	00100B4 H+i*100 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
DMU_SF_STATU S	HSM Flash Status Register	0020010 H	H	BE	Application Reset	See Family Spec
DMU_SF_CONTR OL	HSM Flash Configuration Register	0020014 H	H	H	Application Reset	See Family Spec
DMU_SF_OPERA TION	HSM Flash Operation Register	0020018 H	H	BE	System Reset	See Family Spec
DMU_SF_EER	HSM Enable Error Interrupt Control Register	0020030 H	H	H	Application Reset	See Family Spec

**Table 29 Register Overview - DMU (ascending Offset Address) (cont'd)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
DMU_SF_ERRSR	HSM Error Status Register	0020034 H	H	BE	Application Reset	See Family Spec
DMU_SF_CLRE	HSM Clear Error Register	0020038 H	H	H	Application Reset	See Family Spec
DMU_SF_ECCR	HSM DF1 ECC Read Register	0020040 H	H	BE	Application Reset	See Family Spec
DMU_SF_ECCS	HSM DF1 ECC Status Register	0020044 H	H	BE	Application Reset	See Family Spec
DMU_SF_ECCC	HSM DF1 ECC Control Register	0020048 H	H	H	Application Reset	See Family Spec
DMU_SF_ECCW	HSM DF1 ECC Write Register	002004C H	H	H	Application Reset	See Family Spec
DMU_SF_PROCONUSR	HSM DF1 User Mode Control	0020074 H	U,SV	BE	See Family Spec	See Family Spec
DMU_SF_SUSPEND	HSM Suspend Control Register	00200E8 H	H	H	Application Reset	See Family Spec
DMU_SF_MARGIN	HSM DF1 Margin Control Register	00200EC H	H	H	Application Reset	See Family Spec
DMU_SP_PROCONHSMCFG	HSM Protection Configuration	0030000 H	U,SV	BE	See Family Spec	See Family Spec
DMU_SP_PROCONHSMCBS	HSM Code Boot Sector	0030004 H	U,SV	BE	See Family Spec	See Family Spec
DMU_SP_PROCONHSMCX0	HSM Code Exclusive Protection Configuration	0030008 H	U,SV	BE	See Family Spec	See Family Spec
DMU_SP_PROCONHSMCX1	HSM Code Exclusive Protection Configuration	003000C H	U,SV	BE	See Family Spec	See Family Spec
DMU_SP_PROCONHSMCOTP0	HSM Code OTP Protection Configuration	0030010 H	U,SV	BE	See Family Spec	See Family Spec



**Table 29 Register Overview - DMU (ascending Offset Address) (cont'd)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
DMU_SP_PROCO NHSMCOTP1	HSM Code OTP Protection Configuration	0030014 H	U,SV	BE	See Family Spec	See Family Spec
DMU_SP_PROCO NHSM	HSM Interface Protection Configuration	0030040 H	U,SV	BE	See Family Spec	See Family Spec

## 6.3.2 TC35x Specific Registers

### 6.3.2.1 SRI slave interface - Register Address Space

#### Flash Status Register

The Flash Status Register reflects the status of the Flash Banks after reset.

*Note:* The **DxBUSY** and **PxBUSY** flags cannot be cleared with the “Clear Status” command or with the “Reset to Read” command. These flags are controlled by HW.

*Note:* After every reset, the busy bits are set while the Flash module is busy with startup (until the operation mode is entered). Also the protection installation bits are always set until end of startup.

#### DMU\_HF\_STATUS

##### Flash Status Register

(0000010<sub>H</sub>)

Application Reset Value: 0000 00FF<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RES						RES	RES	RES	PFPAGE	DFPAGE	RES	RES	RES	RES	
r						rX	r	rX	rh	rh	rX	rX	rX	rX	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES								RES	RES	RES	RES	P1BUSY	P0BUSY	D1BUSY	D0BUSY
r								r	r	r	r	rh	rh	rh	rh

Field	Bits	Type	Description
D0BUSY	0	rh	<b>Data Flash Bank 0 Busy</b> HW-controlled status flag. Indication of busy state of DFLASH bank 0 because of active execution of an operation; DF0 busy state is also indicated during Flash startup after reset or in sleep mode; while in busy state the DF0 does not allow read access. 0 <sub>B</sub> DF0 ready, not busy; DF0 in operation mode. 1 <sub>B</sub> DF0 busy; DF0 not in operation mode.

Field	Bits	Type	Description
<b>D1BUSY</b>	1	rh	<b>Data Flash Bank 1 Busy</b> HW-controlled status flag. Indication of busy state of DFLASH bank 1 because of active execution of an operation; DF1 busy state is also indicated during Flash startup after reset or in sleep mode; while in busy state the DF1 does not allow read access. Bit is not set for program/erase operations initiated by the HSM interface. 0 <sub>B</sub> DF1 ready, not busy; DF1 in operation mode. 1 <sub>B</sub> DF1 busy; DF1 not in operation mode.
<b>PxBUSY (x=0-1)</b>	x+2	rh	<b>Program Flash PxFBUSY</b> HW-controlled status flag. Indication of busy state of PFX because of active execution of an operation; PFX busy state is also indicated during Flash startup after reset or in sleep mode; while in busy state the PFX does not allow read access. 0 <sub>B</sub> PFX ready, not busy; PFX in operation mode. 1 <sub>B</sub> PFX busy; PFX not in operation mode.
<b>RES (x=2-5)</b>	x+2	r	<b>Reserved</b> Always read as 0; should be written with 0.
<b>RES</b>	15:8, 23, 31:26	r	<b>Reserved</b> Always read as 0; should be written with 0.
<b>RES</b>	16, 17, 18, 19, 22, 25:24	rX	<b>Reserved</b> Undefined.
<b>DFPAGE</b>	20	rh	<b>Data Flash in Page Mode</b> HW-controlled status flag. Set with Enter Page Mode for DFLASH, cleared with Write Page command. This bit is not set by “Enter Page Mode” initiated by the HSM interface.  <i>Note: Read accesses are allowed while in page mode.</i>  0 <sub>B</sub> Data Flash not in page mode 1 <sub>B</sub> Data Flash in page mode

Field	Bits	Type	Description
PFPAGE	21	rh	<b>Program Flash in Page Mode</b> HW-controlled status flag. Set with Enter Page Mode for Flash, cleared with Write Page command This bit is not set by “Enter Page Mode” initiated by the HSM interface.  <i>Note:</i> Read accesses are allowed while in page mode.  0 <sub>B</sub> Flash not in page mode. 1 <sub>B</sub> Flash in page mode.

### Flash Protection Status Register

This register reports the state of the Flash protection and contains protection relevant control fields.

#### DMU\_HF\_PROTECT

#### Flash Protection Status Register

(000001C<sub>H</sub>)

Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RES						SRT		RES							
r						rh		r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES	RES	RES	RES	RES	RES	PRODI SP1	PRODI SP0	RES	RES	PRODI SSWA P	PRODI SBMH D	PRODI SEC	PRODI SDBG	PRODI SD	PRODI SP
r	r	r	r	r	r	rh	rh	r	r	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
PRODISP	0	rh	<b>PFLASH Protection Disabled</b> The protection configured by UCB_PFLASH_ORIG and UCB_PFLASH_COPY was successfully disabled by supplying the correct password to “Disable Protection”.  <i>Note:</i> Cleared with command “Resume Protection”.
PRODISD	1	rh	<b>DFLASH Protection Disabled</b> The protection configured by UCB_DFLASH_ORIG and UCB_DFLASH_COPY was successfully disabled by supplying the correct password to “Disable Protection”.  <i>Note:</i> Cleared with command “Resume Protection”.
PRODISDBG	2	rh	<b>Debug Interface Password Protection Disabled</b> The password configured by UCB_DBG_ORIG and UCB_DBG_COPY was correctly received with “Disable Protection”. When DMU_SP_PROCONHSMCFG.DESTDBG is “destructive” then only the SSW can disable this protection.  <i>Note:</i> Cleared with command “Resume Protection”.

Field	Bits	Type	Description
<b>PRODISEC</b>	3	rh	<b>Erase Counter Priority Protection Disabled</b> The protection configured by UCB_ECPRIO_ORIG and UCB_ECPRIO_COPY was successfully disabled by supplying the correct password to “Disable Protection”.  <i>Note: Cleared with command "Resume Protection".</i>
<b>PRODISBMHD</b>	4	rh	<b>BMHD Protection Disabled</b> The protection configured by UCB_BMHD0_ORIG and UCB_BMHD0_COPY was successfully disabled by supplying the correct password to “Disable Protection”.  <i>Note: Cleared with command "Resume Protection".</i>
<b>PRODISSWAP</b>	5	rh	<b>UCB_SWAP protection Disabled</b> The protection configured by UCB_SWAP_ORIG and UCB_SWAP_COPY was successfully disabled by supplying the correct password to “Disable Protection”.  <i>Note: Cleared with command "Resume Protection".</i>
<b>RES</b>	7:6, 23:14, 31:25	r	<b>Reserved</b> Always read as 0; should be written with 0.
<b>PRODISPx (x=0-1)</b>	x+8	rh	<b>Program Flash Protection Disable PRODISPx</b> The protection configured for PFx by UCB_PFLASH_ORIG and UCB_PFLASH_COPY was successfully disabled by supplying the correct password to “Disable Protection”.  <i>Note: Cleared with command "Resume Protection".</i>
<b>RES (x=2-5)</b>	x+8	r	<b>Reserved</b> Always read as 0; should be written with 0.
<b>SRT</b>	24	rh	<b>Secure Retest Password Protection Disabled</b>  <i>Note: Cleared with command “Resume Protection”.</i>  0 <sub>B</sub> Secure Retest protection is not disabled. 1 <sub>B</sub> Secure Retest protection is disabled.

## Tuning Protection Configuration

### DMU\_HF\_PROCONTP

#### Tuning Protection Configuration

(0000084<sub>H</sub>)Reset Value: [Table 30](#)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
UCB								RES	RES	RES	RES	CPU1 DDIS	CPU0 DDIS	SWAPEN	
rh								r	r	r	r	rh	rh	rh	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UCB						BML		UCB						TP	
rh						rh		rh						rh	

Field	Bits	Type	Description
TP	0	rh	<b>Tuning Protection</b> This bit indicates whether tuning protection is installed or not. 0 <sub>B</sub> Tuning protection is not configured. 1 <sub>B</sub> Tuning protection is configured and installed, if correctly confirmed.
UCB	7:1, 15:10, 31:24	rh	<b>Reserved for UCB</b> Deliver the corresponding content of UCB.
BML	9:8	rh	<b>Boot Mode Lock</b> Used by the SSW to restrict the boot mode selection. 00 <sub>B</sub> Boot flow with standard evaluation of boot headers. 01 <sub>B</sub> Restricted boot flow, never evaluating HWCFG pins and without fallback to boot loader. ... 11 <sub>B</sub> Restricted boot flow, never evaluating HWCFG pins and without fallback to boot loader.
SWAPEN	17:16	rh	<b>Enable SOTA mode</b> This field enables the entry into "Software update Over the Air(SOTA) mode". In this mode, an alternate PFLASH address map can be selected. Please refer to the SOTA section of the Introduction chapter for more details. 00 <sub>B</sub> <b>Disabled</b> , SOTA mode disabled. ... 10 <sub>B</sub> <b>Disabled</b> , SOTA mode disabled. 11 <sub>B</sub> <b>Enabled</b> , SOTA mode enabled.
CPUxDDIS (x=0-1)	x+18	rh	<b>Disable direct LPB access</b> Disable direct LPB access by the CPU to the Local PFlash Bank (LPB). 0 <sub>B</sub> Direct LPB access is enabled. 1 <sub>B</sub> Direct LPB access is disabled.
RES (x=2-5)	x+18	r	<b>Reserved</b> Always read as 0; should be written with 0.

**Table 30** Reset Values of **DMU\_HF\_PROCONTP**

Reset Type	Reset Value	Note
Application Reset	0000 0000 <sub>H</sub>	
CFS Value	0000 0000 <sub>H</sub>	

### 6.3.3 Connectivity

**Table 31** Connections of DMU

Interface Signals	connects		Description
DMU:HOST_INT	to	INT:dmu.HOST_INT	PMU Host Service Request
DMU:FSI_INT	to	INT:dmu.FSI_INT	PMU FSI Service Request

### 6.3.4 Revision History

**Table 32** Revision History

Reference	Change to Previous Version	Comment
<b>V2.0.9</b>		
	No document changes - version update to remain aligned with family document.	
<b>V2.0.10</b>		
	No document changes - version update to remain aligned with family document.	
<b>V2.0.11</b>		
<b>Page 11</b>	Updated register <b>DMU_HF_STATUS</b> .	
<b>Page 16</b>	<b>Connectivity</b> - Table updated.	
	No functional changes.	
<b>V2.0.12</b>		
–	No functional changes.	

## 6.4 Non Volatile Memory (NVM)

This chapter supplements the family documentation with the device specific information for TC35x.

### 6.4.1 TC35x Specific Register Set

#### Register Address Space Table

**Table 33 Register Address Space - FSI**

Module	Base Address	End Address	Note
FSI	F8030000 <sub>H</sub>	F80300FF <sub>H</sub>	sri slave interface

**Table 34 Register Address Space - PFI**

Module	Base Address	End Address	Note
(PFI0)	80000000 <sub>H</sub>	801FFFFF <sub>H</sub>	Program Flash cached address space
	A0000000 <sub>H</sub>	A01FFFFF <sub>H</sub>	Program Flash non-cached address space
	A8000000 <sub>H</sub>	A8003FFF <sub>H</sub>	Erase Counter address space
PFI0	A8080000 <sub>H</sub>	A80FFFFF <sub>H</sub>	Register address space
(PFI1)	80300000 <sub>H</sub>	804FFFFF <sub>H</sub>	Program Flash cached address space
	A0300000 <sub>H</sub>	A04FFFFF <sub>H</sub>	Program Flash non-cached address space
	A8300000 <sub>H</sub>	A8303FFF <sub>H</sub>	Erase Counter address space
PFI1	A8380000 <sub>H</sub>	A83FFFFF <sub>H</sub>	Register address space

#### Register Overview Table

**Table 35 Register Overview - FSI (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
FSI_COMM_1	Communication Register 1	0004 <sub>H</sub>	U,SV	U,SV	System Reset	See Family Spec
FSI_COMM_2	Communication Register 2	0005 <sub>H</sub>	U,SV	U,SV	System Reset	See Family Spec
FSI_HSMCOMM_1	HSM Communication Register 1	0006 <sub>H</sub>	H	H	System Reset	See Family Spec
FSI_HSMCOMM_2	HSM Communication Register 2	0007 <sub>H</sub>	H	H	System Reset	See Family Spec

**Table 36 Register Overview - PFI (ascending Offset Address)**

Short Name	Long Name	Offset Address	Page Number
PFI0_ECCR	ECC Read Register	000000 <sub>H</sub>	See Family Spec
PFI1_ECCR	ECC Read Register	000000 <sub>H</sub>	See Family Spec
PFI0_ECCS	ECC Status Register	000020 <sub>H</sub>	See Family Spec
PFI1_ECCS	ECC Status Register	000020 <sub>H</sub>	See Family Spec
PFI0_SBABRECORDx (x=0-16)	SBAB Record x	002000 <sub>H</sub> +x*20 H	See Family Spec
PFI1_SBABRECORDx (x=0-16)	SBAB Record x	002000 <sub>H</sub> +x*20 H	See Family Spec
PFI0_DBABRECORDx (x=0-1)	DBAB Record x	004000 <sub>H</sub> +x*20 H	See Family Spec
PFI1_DBABRECORDx (x=0-1)	DBAB Record x	004000 <sub>H</sub> +x*20 H	See Family Spec
PFI0_MBABRECORDx (x=0)	MBAB Record 0	008000 <sub>H</sub>	See Family Spec
PFI1_MBABRECORDx (x=0)	MBAB Record 0	008000 <sub>H</sub>	See Family Spec
PFI0_ZBABRECORDx (x=0-3)	ZBAB Record x	00C000 <sub>H</sub> +x*20 H	See Family Spec
PFI1_ZBABRECORDx (x=0-3)	ZBAB Record x	00C000 <sub>H</sub> +x*20 H	See Family Spec

### 6.4.2 Connectivity

No connections in device.



### 6.4.3 Revision History

**Table 37** Revision History

Reference	Change to Previous Version	Comment
<b>V2.0.4</b>		
	No document changes - version update to remain aligned with family document.	
<b>V2.0.5</b>		
<b>Page 17</b>	<b>Register Address Space Table</b> - PFI instances not used in this device removed.	
<b>V2.0.6</b>		
	No functional changes.	

## Local Memory Unit (LMU)

## 7 Local Memory Unit (LMU)

This is a description of the TC35x specific features of the LMU of the AURIXTC3XX product family.

### 7.1 TC35x Specific IP Configuration

The LMU instance in the TC35x provides 128 KiB of SRAM.

### 7.2 TC35x Specific Register Set

**Table 38 Register Address Space - LMU**

Module	Base Address	End Address	Note
(LMU0)	90040000 <sub>H</sub>	9007FFFF <sub>H</sub>	sri slave interface (RAM Address Range cached)
	B0040000 <sub>H</sub>	B007FFFF <sub>H</sub>	sri slave interface (RAM Address Range non-cached)
LMU0	F8100000 <sub>H</sub>	F810FFFF <sub>H</sub>	sri slave interface
(LMU1)	90080000 <sub>H</sub>	900BFFFF <sub>H</sub>	sri slave interface (RAM Address Range cached)
	B0080000 <sub>H</sub>	B00BFFFF <sub>H</sub>	sri slave interface (RAM Address Range non-cached)
LMU1	F8110000 <sub>H</sub>	F811FFFF <sub>H</sub>	sri slave interface

**Table 39 Register Overview - LMU (ascending Offset Address)**

Short Name	Long Name	Offset Address	Page Number
LMU0_CLC	LMU Clock Control Register	00000 <sub>H</sub>	See Family Spec
LMU1_CLC	LMU Clock Control Register	00000 <sub>H</sub>	See Family Spec
LMU0_MODID	LMU Module ID Register	00008 <sub>H</sub>	See Family Spec
LMU1_MODID	LMU Module ID Register	00008 <sub>H</sub>	See Family Spec
LMU0_ACCEN0	LMU Access Enable Register 0	00010 <sub>H</sub>	See Family Spec
LMU1_ACCEN0	LMU Access Enable Register 0	00010 <sub>H</sub>	See Family Spec
LMU0_ACCEN1	LMU Access Enable Register 1	00014 <sub>H</sub>	See Family Spec

## Local Memory Unit (LMU)

**Table 39 Register Overview - LMU (ascending Offset Address) (cont'd)**

Short Name	Long Name	Offset Address	Page Number
LMU1_ACCEN1	LMU Access Enable Register 1	00014 <sub>H</sub>	See Family Spec
LMU0_MEMCON	LMU Memory Control Register	00020 <sub>H</sub>	See Family Spec
LMU1_MEMCON	LMU Memory Control Register	00020 <sub>H</sub>	See Family Spec
LMU0_SCTRL	LMU Safety Control Register	00024 <sub>H</sub>	See Family Spec
LMU1_SCTRL	LMU Safety Control Register	00024 <sub>H</sub>	See Family Spec
LMU0_RGNLAX (x=0-15)	LMU Region Lower Address Register	00050 <sub>H</sub> +x*10 <sub>H</sub>	See Family Spec
LMU1_RGNLAX (x=0-15)	LMU Region Lower Address Register	00050 <sub>H</sub> +x*10 <sub>H</sub>	See Family Spec
LMU0_RGNUAX (x=0-15)	LMU Region Upper Address Register	00054 <sub>H</sub> +x*10 <sub>H</sub>	See Family Spec
LMU1_RGNUAX (x=0-15)	LMU Region Upper Address Register	00054 <sub>H</sub> +x*10 <sub>H</sub>	See Family Spec
LMU0_RGNACCENWA x (x=0-15)	LMU Region Write Access Enable Register A	00058 <sub>H</sub> +x*10 <sub>H</sub>	See Family Spec
LMU1_RGNACCENWA x (x=0-15)	LMU Region Write Access Enable Register A	00058 <sub>H</sub> +x*10 <sub>H</sub>	See Family Spec
LMU0_RGNACCENWB x (x=0-15)	LMU Region Write Access Enable Register B	0005C <sub>H</sub> +x*10 <sub>H</sub>	See Family Spec
LMU1_RGNACCENWB x (x=0-15)	LMU Region Write Access Enable Register B	0005C <sub>H</sub> +x*10 <sub>H</sub>	See Family Spec
LMU0_RGNACCENRA x (x=0-15)	LMU Region Read Access Enable Register A	00158 <sub>H</sub> +x*10 <sub>H</sub>	See Family Spec

## Local Memory Unit (LMU)

**Table 39 Register Overview - LMU (ascending Offset Address) (cont'd)**

Short Name	Long Name	Offset Address	Page Number
LMU1_RGNACCENRA x (x=0-15)	LMU Region Read Access Enable Register A	00158 <sub>H</sub> +x*10 <sub>H</sub>	See Family Spec
LMU0_RGNACCENRB x (x=0-15)	LMU Region Read Access Enable Register B	0015C <sub>H</sub> +x*10 <sub>H</sub>	See Family Spec
LMU1_RGNACCENRB x (x=0-15)	LMU Region Read Access Enable Register B	0015C <sub>H</sub> +x*10 <sub>H</sub>	See Family Spec

**Table 40 Register Overview - LMU0 (ascending Offset Address)**

Short Name	Long Name	Offset Address	Page Number
LMU0_CLC	LMU Clock Control Register	00000 <sub>H</sub>	See Family Spec
LMU0_MODID	LMU Module ID Register	00008 <sub>H</sub>	See Family Spec
LMU0_ACCEN0	LMU Access Enable Register 0	00010 <sub>H</sub>	See Family Spec
LMU0_ACCEN1	LMU Access Enable Register 1	00014 <sub>H</sub>	See Family Spec
LMU0_MEMCON	LMU Memory Control Register	00020 <sub>H</sub>	See Family Spec
LMU0_SCTRL	LMU Safety Control Register	00024 <sub>H</sub>	See Family Spec
LMU0_RGNLAX (x=0-15)	LMU Region Lower Address Register	00050 <sub>H</sub> +x*10 <sub>H</sub>	See Family Spec
LMU0_RGNUAX (x=0-15)	LMU Region Upper Address Register	00054 <sub>H</sub> +x*10 <sub>H</sub>	See Family Spec
LMU0_RGNACCENWA x (x=0-15)	LMU Region Write Access Enable Register A	00058 <sub>H</sub> +x*10 <sub>H</sub>	See Family Spec

## Local Memory Unit (LMU)

**Table 40 Register Overview - LMU0 (ascending Offset Address) (cont'd)**

Short Name	Long Name	Offset Address	Page Number
LMU0_RGNACCENWB x (x=0-15)	LMU Region Write Access Enable Register B	0005C <sub>H</sub> +x*10 <sub>H</sub>	See Family Spec
LMU0_RGNACCENRA x (x=0-15)	LMU Region Read Access Enable Register A	00158 <sub>H</sub> +x*10 <sub>H</sub>	See Family Spec
LMU0_RGNACCENRB x (x=0-15)	LMU Region Read Access Enable Register B	0015C <sub>H</sub> +x*10 <sub>H</sub>	See Family Spec

**Table 41 Register Overview - LMU1 (ascending Offset Address)**

Short Name	Long Name	Offset Address	Page Number
LMU1_CLC	LMU Clock Control Register	00000 <sub>H</sub>	See Family Spec
LMU1_MODID	LMU Module ID Register	00008 <sub>H</sub>	See Family Spec
LMU1_ACCEN0	LMU Access Enable Register 0	00010 <sub>H</sub>	See Family Spec
LMU1_ACCEN1	LMU Access Enable Register 1	00014 <sub>H</sub>	See Family Spec
LMU1_MEMCON	LMU Memory Control Register	00020 <sub>H</sub>	See Family Spec
LMU1_SCTRL	LMU Safety Control Register	00024 <sub>H</sub>	See Family Spec
LMU1_RGNLAX (x=0-15)	LMU Region Lower Address Register	00050 <sub>H</sub> +x*10 <sub>H</sub>	See Family Spec
LMU1_RGNUAX (x=0-15)	LMU Region Upper Address Register	00054 <sub>H</sub> +x*10 <sub>H</sub>	See Family Spec
LMU1_RGNACCENWA x (x=0-15)	LMU Region Write Access Enable Register A	00058 <sub>H</sub> +x*10 <sub>H</sub>	See Family Spec

## Local Memory Unit (LMU)

**Table 41 Register Overview - LMU1 (ascending Offset Address) (cont'd)**

Short Name	Long Name	Offset Address	Page Number
LMU1_RGNACCENWB x (x=0-15)	LMU Region Write Access Enable Register B	0005C <sub>H</sub> +x*10 <sub>H</sub>	See Family Spec
LMU1_RGNACCENRA x (x=0-15)	LMU Region Read Access Enable Register A	00158 <sub>H</sub> +x*10 <sub>H</sub>	See Family Spec
LMU1_RGNACCENRB x (x=0-15)	LMU Region Read Access Enable Register B	0015C <sub>H</sub> +x*10 <sub>H</sub>	See Family Spec

### 7.3 TC35x Specific Registers

There are no TC35x specific registers in the LMU

### 7.4 Connectivity

**Table 42 List of LMU0 Interface Signals**

Interface Signals	I/O	Description
sx_sri		sri slave interface
		sri slave interface (RAM Address Range non-cached)
		sri slave interface (RAM Address Range cached)
SX_ALARM_LMU		LMU Alarm Outputs to SMU

**Table 43 List of LMU1 Interface Signals**

Interface Signals	I/O	Description
sx_sri		sri slave interface
		sri slave interface (RAM Address Range non-cached)
		sri slave interface (RAM Address Range cached)
SX_ALARM_LMU		LMU Alarm Outputs to SMU

No connections in TC35x

### 7.5 Revision History

**Table 44 Revision History**

Reference	Change to Previous Version	Comment
<b>V3.1.15</b>		
	Revision history update, no functional changes.	

---

**Local Memory Unit (LMU)****Table 44**    **Revision History**

Reference	Change to Previous Version	Comment
<b>V3.1.16</b>		
–	No functional change.	

## **8        Default Application Memory (LMU\_DAM)**

This device doesn't contain LMU\_DAM.



## System Control Unit (SCU)

# 9 System Control Unit (SCU)

This chapter describes the System Control Unit (short SCU) Module of the TC35x.

## 9.1 TC35x Specific IP Configuration

**Table 45** TC35x specific configuration of SCU

Parameter	SCU
Number of WDT linked to the number of CPU	3
Name of the ssw value	After SSW execution
CFS value for DTSCBGOCTRL register	40 <sub>H</sub>
CFS value for DTSCCON register	200 <sub>H</sub>

The following sections describe several differences that are device specific at the SCU level.

### 9.1.1 LBIST considerations for TC35x

The LBIST function can be controlled via four registers available at SCU level: LBISTCTRL0, LBISTCTRL1, LBISTCTRL2 and LBISTCTRL3 (for a complete description of these register, please address the family specification).

The LBISTCTRL3 register contains the MISR signature value that can be read back via software, after the LBIST execution (and the execution is valid).

#### 9.1.1.1 TC35x AA

##### LBIST Configuration A

LBISTCTRL0.PATTERNS = 0x100;

LBISTCTRL2.LENGTH = 0x40;

With LBISTCTRL1.BODY = 0:

- LBISTCTRL1 = 0x54000007
- LBISTCTRL3 = 0x97A61165

With LBISTCTRL1.BODY = 1:

- LBISTCTRL1 = 0x5C000007
- LBISTCTRL3 = 0x31327160

#### 9.1.1.2 TC35x AB

##### LBIST Configuration A

LBISTCTRL0.PATTERNS = 0x100;

LBISTCTRL2.LENGTH = 0x40;

With LBISTCTRL1.BODY = 0:

- LBISTCTRL1 = 0x54000007
- LBISTCTRL3 = 0x3B7272AC

With LBISTCTRL1.BODY = 1:

- LBISTCTRL1 = 0x5C000007

---

## System Control Unit (SCU)

- LBISTCTRL3 = 0x9DE612A9

## System Control Unit (SCU)

### 9.2 TC35x Specific Register Set

The address space for the module registers is defined in [Register Address Space - SCU](#).

**Table 46 Register Address Space - SCU**

Module	Base Address	End Address	Note
SCU	F0036000 <sub>H</sub>	F00363FF <sub>H</sub>	SCU: Connections to FPI/BPI bus

**Table 47 Register Overview - SCU (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
	Reserved (0010 <sub>H</sub> Byte)	0000 <sub>H</sub>	BE	BE		
SCU_ID	Identification Register	0008 <sub>H</sub>	U,SV	BE	System Reset	See Family Spec
	Reserved (0010 <sub>H</sub> Byte)	000C <sub>H</sub>	BE	BE		
SCU_OSCCON	OSC Control Register	0010 <sub>H</sub>	U,SV	SV,SE,P0	See Family Spec	See Family Spec
SCU_SYSPLLSTAT	System PLL Status Register	0014 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
SCU_SYSPLLCON0	System PLL Configuration 0 Register	0018 <sub>H</sub>	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_SYSPLLCON1	System PLL Configuration 1 Register	001C <sub>H</sub>	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_SYSPLLCON2	System PLL Configuration 2 Register	0020 <sub>H</sub>	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_PERPLLSTAT	Peripheral PLL Status Register	0024 <sub>H</sub>	U,SV	BE	System Reset	See Family Spec
SCU_PERPLLCON0	Peripheral PLL Configuration 0 Register	0028 <sub>H</sub>	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_PERPLLCON1	Peripheral PLL Configuration 1 Register	002C <sub>H</sub>	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_CCUCON0	CCU Clock Control Register 0	0030 <sub>H</sub>	U,SV	SV,SE,P0	See Family Spec	See Family Spec

## System Control Unit (SCU)

Table 47 Register Overview - SCU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SCU_CCUCON1	CCU Clock Control Register 1	0034 <sub>H</sub>	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_FDR	Fractional Divider Register	0038 <sub>H</sub>	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_EXTCON	External Clock Control Register	003C <sub>H</sub>	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_CCUCON2	CCU Clock Control Register 2	0040 <sub>H</sub>	U,SV	SV,SE,P0	System Reset	<a href="#">24</a>
SCU_CCUCON3	CCU Clock Control Register 3	0044 <sub>H</sub>	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_CCUCON4	CCU Clock Control Register 4	0048 <sub>H</sub>	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_CCUCON5	CCU Clock Control Register 5	004C <sub>H</sub>	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_RSTSTAT	Reset Status Register	0050 <sub>H</sub>	U,SV	BE	See page <a href="#">17</a>	<a href="#">17</a>
	Reserved (0004 <sub>H</sub> Byte)	0054 <sub>H</sub>	BE	BE		
SCU_RSTCON	Reset Configuration Register	0058 <sub>H</sub>	U,SV	SV,SE,P0	See page <a href="#">19</a>	<a href="#">19</a>
SCU_ARSTDIS	Application Reset Disable Register	005C <sub>H</sub>	U,SV	SV,E,P0	PowerOn Reset	<a href="#">21</a>
SCU_SWRSTCON	Software Reset Configuration Register	0060 <sub>H</sub>	U,SV	SV,E,P0	See Family Spec	See Family Spec
SCU_RSTCON2	Additional Reset Control Register	0064 <sub>H</sub>	U,SV	SV,E,P0	See Family Spec	See Family Spec
SCU_RSTCON3	Reset Configuration Register 3	0068 <sub>H</sub>	U,SV	SV,E,P0	See Family Spec	See Family Spec
	Reserved (0004 <sub>H</sub> Byte)	006C <sub>H</sub>	BE	BE		
SCU_ESRCFGx (x=0-1)	ESRx Input Configuration Register	0070 <sub>H</sub> +x *4	U,SV	SV,E,P0	System Reset	See Family Spec
SCU_ESROCFG	ESR Output Configuration Register	0078 <sub>H</sub>	U,SV	SV,E,P0	System Reset	See Family Spec

## System Control Unit (SCU)

Table 47 Register Overview - SCU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SCU_SYSCON	System Control Register	007C <sub>H</sub>	U,SV	U,SV,P0	System Reset	See Family Spec
SCU_CCUCON6	CCU Clock Control Register 6	0080 <sub>H</sub>	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_CCUCON7	CCU Clock Control Register 7	0084 <sub>H</sub>	U,SV	SV,SE,P0	System Reset	See Family Spec
SCU_CCUCON8	CCU Clock Control Register 8	0088 <sub>H</sub>	U,SV	SV,SE,P0	System Reset	See Family Spec
	Reserved (0004 <sub>H</sub> Byte)	0098 <sub>H</sub>	BE	BE		
SCU_PDR	ESR Pad Driver Mode Register	009C <sub>H</sub>	U,SV	SV,E,P0	System Reset	See Family Spec
SCU_IOCRR	Input/Output Control Register	00A0 <sub>H</sub>	U,SV	U,SV,P0	System Reset	See Family Spec
SCU_OUT	ESR Output Register	00A4 <sub>H</sub>	U,SV	U,SV,P0	System Reset	See Family Spec
SCU_OMR	ESR Output Modification Register	00A8 <sub>H</sub>	U,SV	U,SV,P0	System Reset	See Family Spec
SCU_IN	ESR Input Register	00AC <sub>H</sub>	U,SV	BE	System Reset	See Family Spec
	Reserved (0004 <sub>H</sub> Byte)	00BC <sub>H</sub>	BE	BE		
SCU_STSTAT	Start-up Status Register	00C0 <sub>H</sub>	U,SV	BE	PowerOn Reset	See Family Spec
SCU_STCON	Start-up Configuration Register	00C4 <sub>H</sub>	U,SV	ST,P0	Application Reset	See Family Spec
SCU_PMCSR0	Power Management Control and Status Register	00C8 <sub>H</sub>	U,SV	SE,CE0,SV,P0	Application Reset	See Family Spec
SCU_PMCSR1	Power Management Control and Status Register	00CC <sub>H</sub>	U,SV	SE,CE1,SV,P0	Application Reset	See Family Spec

## System Control Unit (SCU)

Table 47 Register Overview - SCU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SCU_PMCSR2	Power Management Control and Status Register	00D0 <sub>H</sub>	U,SV	SE,CE2,SV,P0	Application Reset	See Family Spec
SCU_PMCSR3	Power Management Control and Status Register	00D4 <sub>H</sub>	U,SV	SE,CE3,SV,P0	Application Reset	See Family Spec
SCU_PMCSR4	Power Management Control and Status Register	00D8 <sub>H</sub>	U,SV	SE,CE4,SV,P0	Application Reset	See Family Spec
SCU_PMCSR5	Power Management Control and Status Register	00DC <sub>H</sub>	U,SV	SE,CE5,SV,P0	Application Reset	See Family Spec
SCU_PMSTAT0	Power Management Status Register 0	00E4 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
SCU_PMSWCR1	Standby and Wake-up Control Register 1	00E8 <sub>H</sub>	U,SV	SV,SE,P0	Cold PowerOn Reset	See Family Spec
	Reserved (0020 <sub>H</sub> Byte)	00F0 <sub>H</sub>	BE	BE		
SCU_EMSR	Emergency Stop Register	00FC <sub>H</sub>	U,SV	SV,SE,P0	Application Reset	See Family Spec
SCU_EMSSW	Emergency Stop Software set and clear register	0100 <sub>H</sub>	U,SV	U,SV,P0	Application Reset	See Family Spec
SCU_DTSCSTAT	Core Die Temperature Sensor Status Register	0104 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
SCU_DTSCCLIM	Core Die Temperature Sensor Limit Register	0108 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
	Reserved (0060 <sub>H</sub> Byte)	0114 <sub>H</sub>	BE	BE		
SCU_TRAPDIS1	Trap Disable Register 1	0120 <sub>H</sub>	U,SV	SV,E,P0	Application Reset	<a href="#">22</a>
SCU_TRAPSTAT	Trap Status Register	0124 <sub>H</sub>	U,SV	BE	System Reset	See Family Spec
SCU_TRAPSET	Trap Set Register	0128 <sub>H</sub>	U,SV	SV,E,P0	System Reset	See Family Spec

## System Control Unit (SCU)

Table 47 Register Overview - SCU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SCU_TRAPCLR	Trap Clear Register	012C <sub>H</sub>	U,SV	U,SV,P0	System Reset	See Family Spec
SCU_TRAPDIS0	Trap Disable Register 0	0130 <sub>H</sub>	U,SV	SV,E,P0	Application Reset	<a href="#">23</a>
SCU_LCLCON0	LCL CPU0 and CPU2 Control Register	0134 <sub>H</sub>	U,SV	SV,SE,ST,P0	See page <a href="#">11</a>	<a href="#">11</a>
SCU_LCLCON1	LCL CPU1 and CPU3 Control Register	0138 <sub>H</sub>	U,SV	SV,SE,ST,P0	See page <a href="#">11</a>	<a href="#">11</a>
SCU_LCLTEST	LCL Test Register	013C <sub>H</sub>	U,SV	U,SV,P0	System Reset	<a href="#">12</a>
SCU_CHIPID	Chip Identification Register	0140 <sub>H</sub>	U,SV	ST,P0	See Family Spec	See Family Spec
SCU_MANID	Manufacturer Identification Register	0144 <sub>H</sub>	U,SV	BE	System Reset	See Family Spec
SCU_SWAPCTRL	Address Map Control Register	014C <sub>H</sub>	U,SV	ST,P0	System Reset	See Family Spec
	Reserved (0060 <sub>H</sub> Byte)	0158 <sub>H</sub>	BE	BE		
	Reserved (0060 <sub>H</sub> Byte)	015C <sub>H</sub>	BE	BE		
	Reserved (0060 <sub>H</sub> Byte)	0160 <sub>H</sub>	BE	BE		
SCU_LBISTCTRL 0	Logic BIST Control 0 Register	0164 <sub>H</sub>	U,SV	SV,SE,P0	See Family Spec	See Family Spec
SCU_LBISTCTRL 1	Logic BIST Control 1 Register	0168 <sub>H</sub>	U,SV	SV,SE,P0	See Family Spec	See Family Spec
SCU_LBISTCTRL 2	Logic BIST Control 2 Register	016C <sub>H</sub>	U,SV	SV,SE,P0	See page <a href="#">14</a>	<a href="#">14</a>
SCU_LBISTCTRL 3	Logic BIST Control 3 Register	0170 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
	Reserved (0020 <sub>H</sub> Byte)	0178 <sub>H</sub>	BE	BE		
SCU_STMEM1	Start-up Memory Register 1	0184 <sub>H</sub>	U,SV	ST,P0	PowerOn Reset	See Family Spec
SCU_STMEM2	Start-up Memory Register 2	0188 <sub>H</sub>	U,SV	ST,P0	System Reset	See Family Spec

## System Control Unit (SCU)

Table 47 Register Overview - SCU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SCU_PDISC	Pad Disable Control Register	018C <sub>H</sub>	U,SV	SV,E,P0	System Reset	See Family Spec
	Reserved (0020 <sub>H</sub> Byte)	0194 <sub>H</sub>	BE	BE		
SCU_PMTRCSR0	Power Management Transition Control and Status Register 0	0198 <sub>H</sub>	U,SV	SV,SE,P0	Cold PowerOn Reset	See Family Spec
SCU_PMTRCSR1	Power Management Transition Control and Status Register 1	019C <sub>H</sub>	U,SV	SV,SE,P0	Cold PowerOn Reset	See Family Spec
SCU_PMTRCSR2	Power Management Transition Control and Status Register 2	01A0 <sub>H</sub>	U,SV	SV,SE,P0	Cold PowerOn Reset	See Family Spec
SCU_PMTRCSR3	Power Management Transition Control and Status Register 3	01A4 <sub>H</sub>	U,SV	SV,SE,P0	Cold PowerOn Reset	See Family Spec
SCU_STMEM3	Start-up Memory Register 3	01C0 <sub>H</sub>	U,SV	ST,P0	Application Reset	See Family Spec
SCU_STMEM4	Start-up Memory Register 4	01C4 <sub>H</sub>	U,SV	ST,P0	Cold PowerOn Reset	See Family Spec
SCU_STMEM5	Start-up Memory Register 5	01C8 <sub>H</sub>	U,SV	ST,P0	PowerOn Reset	See Family Spec
SCU_STMEM6	Start-up Memory Register 6	01CC <sub>H</sub>	U,SV	ST,P0	System Reset	See Family Spec
SCU_OVCENABLE	Overlay Enable Register	01E0 <sub>H</sub>	U,SV	SV,SE,P0	Application Reset	14
SCU_OVCCON	Overlay Control Register	01E4 <sub>H</sub>	U,SV	SV,P0	Application Reset	15
SCU_EIFILT	External Input Filter Register	020C <sub>H</sub>	U,SV	SE,SV,P0	Application Reset	See Family Spec
SCU_EICRi (i=0-3)	External Input Channel Register i	0210 <sub>H</sub> +i*4	U,SV	SE,SV,P0	Application Reset	See Family Spec
SCU_EIFR	External Input Flag Register	0220 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec



## System Control Unit (SCU)

Table 47 Register Overview - SCU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SCU_FMR	Flag Modification Register	0224 <sub>H</sub>	U,SV	U,SV,P0	Application Reset	See Family Spec
SCU_PDRR	Pattern Detection Result Register	0228 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
SCU_IGCRj (j=0-3)	Flag Gating Register j	022C <sub>H</sub> +j*4	U,SV	SE,SV,P0	Application Reset	See Family Spec
	Reserved (0030 <sub>H</sub> Byte)	023C <sub>H</sub>	BE	BE		
SCU_WDTCPUyC ON0 (y=0) (y=1) (y=2)	CPUy WDT Control Register 0	024C <sub>H</sub> +y*12	U,SV	U,SV,32,CPUy (y=CPU number)	Application Reset	See Family Spec
SCU_WDTCPUyC ON1 (y=0) (y=1) (y=2)	CPUy WDT Control Register 1	0250 <sub>H</sub> +y*12	U,SV	SV,CEy,P0	Application Reset	See Family Spec
SCU_WDTCPUyS R (y=0) (y=1) (y=2)	CPUy WDT Status Register	0254 <sub>H</sub> +y*12	U,SV	BE	Application Reset	See Family Spec
SCU_EICON0	ENDINIT Global Control Register 0	029C <sub>H</sub>	U,SV	U,SV,32,P0	Application Reset	See Family Spec
SCU_EICON1	ENDINIT Global Control Register 1	02A0 <sub>H</sub>	U,SV	SV,E,P0	Application Reset	See Family Spec
SCU_EISR	ENDINIT Timeout Counter Status Register	02A4 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
SCU_WDTSRON0	Safety WDT Control Register 0	02A8 <sub>H</sub>	U,SV	U,SV,32,P1	Application Reset	See Family Spec
SCU_WDTSRON1	Safety WDT Control Register 1	02AC <sub>H</sub>	U,SV	SV,SE,P1	Application Reset	See Family Spec
SCU_WDTSSR	Safety WDT Status Register	02B0 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec

## System Control Unit (SCU)

Table 47 Register Overview - SCU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SCU_SEICON0	Safety ENDINIT Control Register 0	02B4 <sub>H</sub>	U,SV	U,SV,32,P1	Application Reset	See Family Spec
SCU_SEICON1	Safety ENDINIT Control Register 1	02B8 <sub>H</sub>	U,SV	SV,SE,P1	Application Reset	See Family Spec
SCU_SEISR	Safety ENDINIT Timeout Status Register	02BC <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
	Reserved (0440 <sub>H</sub> Byte)	02DC <sub>H</sub>	BE	BE		
SCU_ACCEN11	Access Enable Register 11	03F0 <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec
SCU_ACCEN10	Access Enable Register 10	03F4 <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec
SCU_ACCEN01	Access Enable Register 01	03F8 <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec
SCU_ACCEN00	Access Enable Register 00	03FC <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec
	Reserved (0440 <sub>H</sub> Byte)	0400 <sub>H</sub>	BE	BE		

## System Control Unit (SCU)

## 9.3 TC35x Specific Registers

## 9.3.1 SCU: Connections to FPI/BPI bus

## LCL CPU0 and CPU2 Control Register

Provides control for CPU0 and CPU2 Lockstep Comparator Logic blocks.

## SCU\_LCLCON0

## LCL CPU0 and CPU2 Control Register

(0134<sub>H</sub>)

Reset Value: Table 48

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>LSEN0</b>							<b>0</b>								<b>LS0</b>
rw							r								rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>1</b>							<b>0</b>								<b>0</b>
rw							r								r

Field	Bits	Type	Description
<b>LS0</b>	16	rh	<b>Lockstep Mode Status</b> This bit indicates whether CPU0 is currently running in lockstep monitor mode 0 <sub>B</sub> Not in lockstep mode 1 <sub>B</sub> Running in lockstep mode
<b>LSEN0</b>	31	rw	<b>Lockstep Enable</b> This bit may only be written by SSW during boot. Enable lockstep CPU monitoring for the associated processor core, CPU0. After cold reset, lockstep is enabled by default. The LSEN bit may be cleared during the boot to disable lockstep mode. SMU lockstep fault reporting should be disabled when lockstep is disabled. 0 <sub>B</sub> Lockstep is disabled 1 <sub>B</sub> Lockstep enabled (Default after Cold Power-On Reset)
<b>0</b>	0, 14:1, 30:17	r	<b>Reserved in this product</b> Reserved
<b>1</b>	15	rw	<b>Reserved in this product</b> Reserved

Table 48 Reset Values of SCU\_LCLCON0

Reset Type	Reset Value	Note
Cold PowerOn Reset	8001 0000 <sub>H</sub>	

## LCL CPU1 and CPU3 Control Register

Provides control for CPU1 and CPU3 Lockstep Comparator Logic blocks.

## System Control Unit (SCU)

## SCU\_LCLCON1

## LCL CPU1 and CPU3 Control Register

(0138<sub>H</sub>)Reset Value: [Table 49](#)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>LSEN1</b>							<b>0</b>								<b>LS1</b>
rw							r								rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>1</b>							<b>0</b>								<b>0</b>
rw							r								r

Field	Bits	Type	Description
<b>LS1</b>	16	rh	<b>Lockstep Mode Status</b> This bit indicates whether CPU1 is currently running in lockstep monitor mode 0 <sub>B</sub> Not in lockstep mode 1 <sub>B</sub> Running in lockstep mode
<b>LSEN1</b>	31	rw	<b>Lockstep Enable</b> This bit may only be written by SSW during boot. Enable lockstep CPU monitoring for the associated processor core, CPU1. If the product has no lockstep capability for CPU1, then this enables only the PFLASH access monitoring for CPU1. After cold reset, lockstep is enabled by default. The LSEN bit may be cleared during the boot to disable lockstep mode. SMU lockstep fault reporting should be disabled when lockstep is disabled. 0 <sub>B</sub> Lockstep is disabled 1 <sub>B</sub> Lockstep enabled (Default after Cold Power-On Reset)
<b>0</b>	0, 14:1, 30:17	r	<b>Reserved in this product</b> Reserved
<b>1</b>	15	rw	<b>Reserved in this product</b> Reserved

Table 49 Reset Values of [SCU\\_LCLCON1](#)

Reset Type	Reset Value	Note
Cold PowerOn Reset	8001 0000 <sub>H</sub>	

## LCL Test Register

Provides the capability for software to inject a fault condition into the comparators of each Lockstep Comparator Logic block. The implementation should generate a single cycle fault each time the bit is written with '1'.

## System Control Unit (SCU)

## SCU\_LCLTEST

## LCL Test Register

(013C<sub>H</sub>)System Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					0					0	0	0	PLCLT 2	PLCLT 1	PLCLT 0
					r					r	r	r	w	w	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					0					0	0	0	LCLT2	LCLT1	LCLT0
					r					r	r	r	w	w	w


Field	Bits	Type	Description
LCLT0	0	w	<b>LCL0 Lockstep Test</b> Fault injection for LCL0. Reads as zero. 0 <sub>B</sub> No action 1 <sub>B</sub> Inject single fault in LCL0
LCLT1	1	w	<b>LCL1 Lockstep Test</b> Fault injection for LCL1. Reads as zero. 0 <sub>B</sub> No action 1 <sub>B</sub> Inject single fault in LCL1
LCLT2	2	w	<b>LCL2 Lockstep Test</b> Fault injection for LCL2. Reads as zero. 0 <sub>B</sub> No action 1 <sub>B</sub> Inject single fault in LCL2
PLCLT0	16	w	<b>PFI0 Lockstep Test</b> Fault injection for PFI0 lockstep. Reads as zero. 0 <sub>B</sub> No action 1 <sub>B</sub> Inject single fault in PFI0 lockstep
PLCLT1	17	w	<b>PFI1 Lockstep Test</b> Fault injection for PFI1 lockstep. Reads as zero. 0 <sub>B</sub> No action 1 <sub>B</sub> Inject single fault in PFI1 lockstep
PLCLT2	18	w	<b>PFI2 Lockstep Test</b> Fault injection for PFI2 lockstep. Reads as zero. 0 <sub>B</sub> No action 1 <sub>B</sub> Inject single fault in PFI2 lockstep
0	3, 4, 5, 15:6, 19, 20, 21, 31:22	r	<b>Reserved in this product</b> will be read as 0 , should be written as 0

## System Control Unit (SCU)

## Logic BIST Control 2 Register

## SCU\_LBISTCTRL2

## Logic BIST Control 2 Register

(016C<sub>H</sub>)Reset Value: [Table 50](#)

Field	Bits	Type	Description
LENGTH	11:0	rwh	<b>LBIST Maximum Scan-Chain Length</b> This field defines the number of shift-cycles for each LBIST scan-load. It will be automatically loaded with the product-specific value, stored in Flash config-sector during startup-software execution.
0	31:12	r	<b>Reserved</b> Read as 0; should be written with 0.


Table 50 Reset Values of [SCU\\_LBISTCTRL2](#)

Reset Type	Reset Value	Note
System Reset	0000 0000 <sub>H</sub>	
CFS Value	0000 0040 <sub>H</sub>	

## Overlay Enable Register

## SCU\_OVCENABLE

## Overlay Enable Register

(01E0<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>

Field	Bits	Type	Description
OVEN0	0	rw	<b>Overlay Enable 0</b> 0 <sub>B</sub> OVC is disabled on CPU0. All Overlay redirections are disabled regardless of the state of OVC0_RABRy.OVEN. 1 <sub>B</sub> OVC is enabled on CPU0.

## System Control Unit (SCU)

Field	Bits	Type	Description
<b>OVEN1</b>	1	rw	<b>Overlay Enable 1 (If product has CPU1)</b> 0 <sub>B</sub> OVC is disabled on CPU1. All Overlay redirections are disabled regardless of the state of OVC1_RABRy.OVEN. 1 <sub>B</sub> OVC is enabled on CPU1.
<b>OVEN2</b>	2	rw	<b>Overlay Enable 2 (If product has CPU2)</b> 0 <sub>B</sub> OVC is disabled on CPU2. All Overlay redirections are disabled regardless of the state of OVC2_RABRy.OVEN. 1 <sub>B</sub> OVC is enabled on CPU2.
<b>0</b>	3, 4, 5	rw	<b>Reserved in this Product</b> will be read as 0 , should be written as 0
<b>0</b>	31:6	r	<b>Reserved</b> Read/write 0.

## Overlay Control Register

## SCU\_OVCCON

## Overlay Control Register

(01E4<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0						POVC ONF	OVCO NF	0				DCINV AL	OVSTP	OVSTR T	
r						w	rw	r				w	w	w	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0										0	0	0	CSEL2	CSEL1	CSEL0
r										r	r	r	w	w	w

Field	Bits	Type	Description
<b>CSEL0</b>	0	w	<b>CPU Select 0</b> Return 0 if read. 0 <sub>B</sub> CPU0 not affected, 1 <sub>B</sub> Action selected by OVSTRT, OVSTP, DCINVAL bits, set by the same register write access, is applied to CPU0.
<b>CSEL1</b>	1	w	<b>CPU Select 1 (If product has CPU1)</b> Return 0 if read. 0 <sub>B</sub> CPU1 not affected, 1 <sub>B</sub> Action selected by OVSTRT, OVSTP, DCINVAL bits, set by the same register write access, is applied to CPU1.
<b>CSEL2</b>	2	w	<b>CPU Select 2 (If product has CPU2)</b> Return 0 if read. 0 <sub>B</sub> CPU2 not affected, 1 <sub>B</sub> Action selected by OVSTRT, OVSTP, DCINVAL bits, set by the same register write access, is applied to CPU2.

## System Control Unit (SCU)

Field	Bits	Type	Description
<b>OVSTRT</b>	16	w	<b>Overlay Start</b> CPUs which are not selected are not affected. No action is taken if OVSTP is also set. Return 0 if read. 0 <sub>B</sub> No action 1 <sub>B</sub> For each CPU selected with CSEL, all the blocks selected with OVCx_OSEL will be activated. In the selected CPUs all the blocks deselected with OVCx_OSEL will be deactivated.
<b>OVSTP</b>	17	w	<b>Overlay Stop</b> CPUs which are not selected are not affected No action is taken if OVSTRT is also set. Return 0 if read. 0 <sub>B</sub> No action 1 <sub>B</sub> For CPUs selected with CSEL, all the overlay blocks are deactivated. OVCx_RABRy.OVEN bits are cleared.
<b>DCINVAL</b>	18	w	<b>Data Cache Invalidate</b> No function in devices without data cache in CPU. Data Cache is affected only in the CPUs selected with CSEL. Return 0 if read. 0 <sub>B</sub> No action 1 <sub>B</sub> Data Cache Lines in DMI are invalidated <sup>1)</sup>
<b>OVCONF</b>	24	rw	<b>Overlay Configured</b> Overlay configured status bit This bit may be used as handshake bit between a debug device (via JTAG interface and Cerberus) and CPU(s). 0 <sub>B</sub> Overlay is not configured or it has been already started 1 <sub>B</sub> Overlay block control registers are configured and ready for overlay start
<b>POVCONF</b>	25	w	<b>Write Protection for OVCONF</b> This bit enables OVCONF write during OVCCON write. Return 0 if read. 0 <sub>B</sub> OVCONF remains unchanged. 1 <sub>B</sub> OVCONF can be changed with write access to register OVCCON
<b>0</b>	3, 4, 5, 15:6, 23:19, 31:26	r	<b>Reserved in this Product</b> Return 0 if read.

- 1) Dirty (modified) cache lines are not effected by this operation. If data cache contains modified data, it is not invalidated, and has to be written-back and invalidated by the user. Therefore, it is highly recommended to either: access overlaid data in read-only mode, or use only non-cached access.



## System Control Unit (SCU)

## Reset Status Register

## SCU\_RSTSTAT

## Reset Status Register

(0050<sub>H</sub>)Reset Value: [Table 51](#)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	LBTER M	LBPO RST	STBYR	HSMA	HSMS	SWD	EVR33	EVRC	R22	R21	CB3	CB1	CB0	0	PORS T
r	rh	rh	rh	rh	rh	rh	rh	rh	rX	rX	rh	rh	rh	r	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0					0	0	0	STM2	STM1	STM0	SW	SMU	0	ESR1	ESR0
		r			r	r	r	rh	rh	rh	rh	rh	r	rh	rh

Field	Bits	Type	Description
ESR0	0	rh	<b>Reset Request Trigger Reset Status for ESR0</b> 0 <sub>B</sub> The last reset was not requested by this reset trigger 1 <sub>B</sub> The last reset was requested by this reset trigger
ESR1	1	rh	<b>Reset Request Trigger Reset Status for ESR1</b> 0 <sub>B</sub> The last reset was not requested by this reset trigger 1 <sub>B</sub> The last reset was requested by this reset trigger
SMU	3	rh	<b>Reset Request Trigger Reset Status for SMU</b> (See SMU section for SMU trigger sources, including Watchdog Timers) 0 <sub>B</sub> The last reset was not requested by this reset trigger 1 <sub>B</sub> The last reset was requested by this reset trigger
SW	4	rh	<b>Reset Request Trigger Reset Status for SW</b> 0 <sub>B</sub> The last reset was not requested by this reset trigger 1 <sub>B</sub> The last reset was requested by this reset trigger
STM0	5	rh	<b>Reset Request Trigger Reset Status for STM0 Compare Match</b> 0 <sub>B</sub> The last reset was not requested by this reset trigger 1 <sub>B</sub> The last reset was requested by this reset trigger
STM1	6	rh	<b>Reset Request Trigger Reset Status for STM1 Compare Match (If Product has STM1)</b> 0 <sub>B</sub> The last reset was not requested by this reset trigger 1 <sub>B</sub> The last reset was requested by this reset trigger
STM2	7	rh	<b>Reset Request Trigger Reset Status for STM2 Compare Match (If Product has STM2)</b> 0 <sub>B</sub> The last reset was not requested by this reset trigger 1 <sub>B</sub> The last reset was requested by this reset trigger
PORST	16	rh	<b>Reset Request Trigger Reset Status for PORST</b> This bit is also set if the bits CB0, CB1, and CB3 are set in parallel. 0 <sub>B</sub> This reset trigger has not occurred since the last clear (by RSTCON2.CLRC) 1 <sub>B</sub> This reset trigger has occurred since the last clear (by RSTCON2.CLRC)

## System Control Unit (SCU)

Field	Bits	Type	Description
<b>CB0</b>	18	rh	<b>Reset Request Trigger Reset Status for Cerberus System Reset</b> 0 <sub>B</sub> The last reset was not requested by this reset trigger 1 <sub>B</sub> The last reset was requested by this reset trigger
<b>CB1</b>	19	rh	<b>Reset Request Trigger Reset Status for Cerberus Debug Reset</b> 0 <sub>B</sub> The last reset was not requested by this reset trigger 1 <sub>B</sub> The last reset was requested by this reset trigger
<b>CB3</b>	20	rh	<b>Reset Request Trigger Reset Status for Cerberus Application Reset</b> 0 <sub>B</sub> The last reset was not requested by this reset trigger 1 <sub>B</sub> The last reset was requested by this reset trigger
<b>R21</b>	21	rX	<b>Reserved - 0</b> Read as 0; should be written with 0.
<b>R22</b>	22	rX	<b>Reserved - 0</b> Read as 0; should be written with 0.
<b>EVRC</b>	23	rh	<b>Reset Request Trigger Reset Status for EVRC</b> 0 <sub>B</sub> This reset trigger has not occurred since the last clear (by RSTCON2.CLRC) 1 <sub>B</sub> This reset trigger has occurred since the last clear (by RSTCON2.CLRC)
<b>EVR33</b>	24	rh	<b>Reset Request Trigger Reset Status for EVR33</b> 0 <sub>B</sub> This reset trigger has not occurred since the last clear (by RSTCON2.CLRC) 1 <sub>B</sub> This reset trigger has occurred since the last clear (by RSTCON2.CLRC)
<b>SWD</b>	25	rh	<b>Reset Request Trigger Reset Status for Supply Watchdog (SWD)</b> The Supply Watchdog trigger is described in Power Management Controller “Supply Monitoring” chapter 0 <sub>B</sub> This reset trigger has not occurred since the last clear (by RSTCON2.CLRC) 1 <sub>B</sub> This reset trigger has occurred since the last clear (by RSTCON2.CLRC)
<b>HSMS</b>	26	rh	<b>Reset Request Trigger Reset Status for HSM System Reset (HSM S)</b> 0 <sub>B</sub> The last reset was not requested by this reset trigger 1 <sub>B</sub> The last reset was requested by this reset trigger
<b>HSMA</b>	27	rh	<b>Reset Request Trigger Reset Status for HSM Application Reset (HSM A)</b> 0 <sub>B</sub> The last reset was not requested by this reset trigger 1 <sub>B</sub> The last reset was requested by this reset trigger
<b>STBYR</b>	28	rh	<b>Reset Request Trigger Reset Status for Standby Regulator Watchdog (STBYR)</b> 0 <sub>B</sub> This reset trigger has not occurred since the last clear (by RSTCON2.CLRC) 1 <sub>B</sub> This reset trigger has occurred since the last clear (by RSTCON2.CLRC)

## System Control Unit (SCU)

Field	Bits	Type	Description
<b>LBPORST</b>	29	rh	<b>LBIST termination due to PORST</b> This bitfield indicates if the LBIST was early terminated due to the occurrence of a Power On Reset. If the status of this bitfield is 0, the application must still check the LBTERM to check if the LBIST was terminated properly. This bitfield is cleared when the RSTCON2.CLRC is set. 0 <sub>B</sub> LBIST was not terminated early due to a Power On Reset 1 <sub>B</sub> LBIST early termination due to the occurrence of Power On Reset
<b>LBTERM</b>	30	rh	<b>LBIST was properly terminated</b> This bitfield indicates if the LBIST was terminated properly. This bitfield is cleared when the RSTCON2.CLRC is set. 0 <sub>B</sub> LBIST was not terminated properly 1 <sub>B</sub> LBIST was terminated properly
<b>0</b>	2, 8, 9, 10, 15:11, 17, 31	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 51** Reset Values of **SCU\_RSTSTAT**

Reset Type	Reset Value	Note
Cold PowerOn Reset	0XX1 0000 <sub>H</sub>	RSTSTAT
Cold PowerOn Reset	1001 0000 <sub>H</sub>	RSTSTAT (Triggered by LVD Reset)

## Reset Configuration Register

**SCU\_RSTCON**

## Reset Configuration Register

(0058<sub>H</sub>)Reset Value: **Table 52**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0										0	0	0			
rw										rw	rw	rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
STM2		STM1		STM0		SW		SMU		0		ESR1		ESR0	
rw		rw		rw		rw		rw		rw		rw		rw	

## System Control Unit (SCU)

Field	Bits	Type	Description
<b>ESR0</b>	1:0	rw	<b>ESR0 Reset Request Trigger Reset Configuration</b> This bit field defines which reset is generated by a reset request trigger from ESR0 reset. 00 <sub>B</sub> No reset is generated for a trigger of ESR0 01 <sub>B</sub> A System Reset is generated for a trigger of ESR0 reset 10 <sub>B</sub> An Application Reset is generated for a trigger of ESR0 reset 11 <sub>B</sub> Reserved, do not use this combination
<b>ESR1</b>	3:2	rw	<b>ESR1 Reset Request Trigger Reset Configuration</b> This bit field defines which reset is generated by a reset request trigger from ESR1 reset. 00 <sub>B</sub> No reset is generated for a trigger of ESR1 01 <sub>B</sub> A System Reset is generated for a trigger of ESR1 reset 10 <sub>B</sub> An Application Reset is generated for a trigger of ESR1 reset 11 <sub>B</sub> Reserved, do not use this combination
<b>SMU</b>	7:6	rw	<b>SMU Reset Request Trigger Reset Configuration</b> This bit field defines which reset is generated by a reset request trigger from SMU reset. 00 <sub>B</sub> No reset is generated for a trigger of SMU 01 <sub>B</sub> A System Reset is generated for a trigger of SMU reset 10 <sub>B</sub> An Application Reset is generated for a trigger of SMU reset 11 <sub>B</sub> Reserved, do not use this combination
<b>SW</b>	9:8	rw	<b>SW Reset Request Trigger Reset Configuration</b> This bit field defines which reset is generated by a reset request trigger from software reset. 00 <sub>B</sub> No reset is generated for a trigger of software reset 01 <sub>B</sub> A System Reset is generated for a trigger of Software reset 10 <sub>B</sub> An Application Reset is generated for a trigger of Software reset 11 <sub>B</sub> Reserved, do not use this combination
<b>STM0</b>	11:10	rw	<b>STM0 Reset Request Trigger Reset Configuration</b> This bit field defines which reset is generated by a reset request trigger from STM0 compare match reset. 00 <sub>B</sub> No reset is generated for an STM0 trigger 01 <sub>B</sub> A System Reset is generated for a trigger of STM0 reset 10 <sub>B</sub> An Application Reset is generated for a trigger of STM0 reset 11 <sub>B</sub> Reserved, do not use this combination
<b>STM1</b>	13:12	rw	<b>STM1 Reset Request Trigger Reset Configuration (If Product has STM1)</b> This bit field defines which reset is generated by a reset request trigger from STM1 compare match reset. 00 <sub>B</sub> No reset is generated for a trigger of STM1 01 <sub>B</sub> A System Reset is generated for a trigger of STM1 reset 10 <sub>B</sub> An Application Reset is generated for a trigger of STM1 reset 11 <sub>B</sub> Reserved, do not use this combination

## System Control Unit (SCU)

Field	Bits	Type	Description
STM2	15:14	rw	<b>STM2 Reset Request Trigger Reset Configuration (If Product has STM2)</b> This bit field defines which reset is generated by a reset request trigger from STM2 compare match reset. 00 <sub>B</sub> No reset is generated for a trigger of STM2 01 <sub>B</sub> A System Reset is generated for a trigger of STM2 reset 10 <sub>B</sub> An Application Reset is generated for a trigger of STM2 reset 11 <sub>B</sub> Reserved, do not use this combination
0	5:4, 17:16, 19:18, 21:20, 31:22	rw	<b>Reserved</b> Should be written with 0.

Table 52 Reset Values of SCU\_RSTCON

Reset Type	Reset Value	Note
PowerOn Reset	0000 0282 <sub>H</sub>	RSTCON

## Application Reset Disable Register

## SCU\_ARSTDIS

Application Reset Disable Register (005C<sub>H</sub>) PowerOn Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0								0	0	0	0	0	STM2 DIS	STM1 DIS	STM0 DIS
r								rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
STM0DIS	0	rw	<b>STM0 Disable Reset</b> This bit field defines if an Application Reset leads to an reset for the STM0. 0 <sub>B</sub> An Application Reset resets the STM0 1 <sub>B</sub> An Application Reset has no effect for the STM0
STM1DIS	1	rw	<b>STM1 Disable Reset</b> This bit field defines if an Application Reset leads to an reset for the STM1. 0 <sub>B</sub> An Application Reset resets the STM1 1 <sub>B</sub> An Application Reset has no effect for the STM1

## System Control Unit (SCU)

Field	Bits	Type	Description
<b>STM2DIS</b>	2	rw	<b>STM2 Disable Reset</b> This bit field defines if an Application Reset leads to an reset for the STM2. 0 <sub>B</sub> An Application Reset resets the STM2 1 <sub>B</sub> An Application Reset has no effect for the STM2
<b>0</b>	3, 4, 5, 7:6	rw	<b>Reserved</b> Should be written with 0.
<b>0</b>	31:8	r	<b>Reserved</b> Read as 0; should be written with 0.

## Trap Disable Register 1

## SCU\_TRAPDIS1

## Trap Disable Register 1

(0120<sub>H</sub>)Application Reset Value: 0000 FFFF<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1				CPU5xT				1				CPU4xT			
r				rw				r				rw			

Field	Bits	Type	Description
<b>CPU4xT</b>	3:0	rw	<b>Reserved in this product</b>
<b>CPU5xT</b>	11:8	rw	<b>Reserved in this product</b>
<b>1</b>	7:4, 15:12	r	<b>Reserved</b> Must only be written with one. Read as one.
<b>0</b>	31:16	r	<b>Reserved</b> Read as zero

## System Control Unit (SCU)

## Trap Disable Register 0

## SCU\_TRAPDIS0

## Trap Disable Register 0

(0130<sub>H</sub>)Application Reset Value: FFFF FFFF<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
1				CPU3xT				1				CPU2S MUT	CPU2T RAP2T	CPU2E SR1T	CPU2E SR0T
r				rw				r				rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1				CPU1S MUT	CPU1T RAP2T	CPU1E SR1T	CPU1E SR0T	1				CPU0S MUT	CPU0T RAP2T	CPU0E SR1T	CPU0E SR0T
r				rw	rw	rw	rw	r				rw	rw	rw	rw

Field	Bits	Type	Description
CPU0ESR0T	0	rw	<b>Disable Trap Request ESR0T on CPU0</b> 0 <sub>B</sub> A CPU0 trap request can be generated for this source 1 <sub>B</sub> No trap request can be generated for this source
CPU0ESR1T	1	rw	<b>Disable Trap Request ESR1T on CPU0</b> 0 <sub>B</sub> A CPU0 trap request can be generated for this source 1 <sub>B</sub> No trap request can be generated for this source
CPU0TRAP2T	2	rw	<b>Disable Trap Request TRAP2T on CPU0</b> 0 <sub>B</sub> A CPU0 trap request can be generated for this source 1 <sub>B</sub> No trap request can be generated for this source
CPU0SMUT	3	rw	<b>Disable Trap Request SMUT on CPU0</b> 0 <sub>B</sub> A CPU0 trap request can be generated for this source 1 <sub>B</sub> No trap request can be generated for this source
CPU1ESR0T	8	rw	<b>Disable Trap Request ESR0T on CPU1 (If product has CPU1)</b> 0 <sub>B</sub> A CPU1 trap request can be generated for this source 1 <sub>B</sub> No trap request can be generated for this source
CPU1ESR1T	9	rw	<b>Disable Trap Request ESR1T on CPU1 (If product has CPU1)</b> 0 <sub>B</sub> A CPU1 trap request can be generated for this source 1 <sub>B</sub> No trap request can be generated for this source
CPU1TRAP2T	10	rw	<b>Disable Trap Request TRAP2T on CPU1 (If product has CPU1)</b> 0 <sub>B</sub> A CPU1 trap request can be generated for this source 1 <sub>B</sub> No trap request can be generated for this source
CPU1SMUT	11	rw	<b>Disable Trap Request SMUT on CPU1 (If product has CPU1)</b> 0 <sub>B</sub> A CPU1 trap request can be generated for this source 1 <sub>B</sub> No trap request can be generated for this source
CPU2ESR0T	16	rw	<b>Disable Trap Request ESR0T on CPU2 (If product has CPU2)</b> 0 <sub>B</sub> A CPU2 trap request can be generated for this source 1 <sub>B</sub> No trap request can be generated for this source
CPU2ESR1T	17	rw	<b>Disable Trap Request ESR1T on CPU2 (If product has CPU2)</b> 0 <sub>B</sub> A CPU2 trap request can be generated for this source 1 <sub>B</sub> No trap request can be generated for this source

## System Control Unit (SCU)

Field	Bits	Type	Description
CPU2TRAP2T	18	rw	<b>Disable Trap Request TRAP2T on CPU2 (If product has CPU2)</b> 0 <sub>B</sub> A CPU2 trap request can be generated for this source 1 <sub>B</sub> No trap request can be generated for this source
CPU2SMUT	19	rw	<b>Disable Trap Request SMUT on CPU2 (If product has CPU2)</b> 0 <sub>B</sub> A CPU2 trap request can be generated for this source 1 <sub>B</sub> No trap request can be generated for this source
CPU3xT	27:24	rw	<b>Reserved in this product</b>
<b>1</b>	7:4, 15:12, 23:20, 31:28	r	<b>Reserved</b> Must only be written with one. Read as one.

## CCU Clock Control Register 2

## SCU\_CCUCON2

## CCU Clock Control Register 2

(0040<sub>H</sub>)System Reset Value: 0700 0101<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LCK	0				HSPD MPER ON	ERAYP ERON	1	0							
rh	rw				rw	rw	rw	rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	CLKSELASCL INS		ASCLINSDIV				0				ASCLINFDIV				
rw	rw		rw				rw				rw				



## System Control Unit (SCU)

Field	Bits	Type	Description
ASCLINFDIV	3:0	rw	<p><b>ASCLIN Fast Divider Reload Value</b></p> <p>The resulting ASCLIN frequency is configured to <math>f_{ASCLINF} = f_{source2} / \text{ASCLINFDIV}</math> for the allowed configurations. For ASCLINFDIV = 0000<sub>B</sub> the clock is shut off. <math>f_{source2}</math> could be configured either to <math>f_{PLL2}</math> (CLKSEL = 01<sub>B</sub>) or <math>f_{BACK}</math> (CLKSEL = 00<sub>B</sub>)</p> <p>0<sub>H</sub> <math>f_{ASCLINF}</math> is stopped</p> <p>1<sub>H</sub> <math>f_{ASCLINF} = f_{source2}</math></p> <p>2<sub>H</sub> <math>f_{ASCLINF} = f_{source2}/2</math></p> <p>3<sub>H</sub> <math>f_{ASCLINF} = f_{source2}/3</math></p> <p>4<sub>H</sub> <math>f_{ASCLINF} = f_{source2}/4</math></p> <p>5<sub>H</sub> <math>f_{ASCLINF} = f_{source2}/5</math></p> <p>6<sub>H</sub> <math>f_{ASCLINF} = f_{source2}/6</math></p> <p>7<sub>H</sub> Reserved, do not use this combination</p> <p>8<sub>H</sub> <math>f_{ASCLINF} = f_{source2}/8</math></p> <p>9<sub>H</sub> Reserved, do not use this combination</p> <p>A<sub>H</sub> <math>f_{ASCLINF} = f_{source2}/10</math></p> <p>B<sub>H</sub> Reserved, do not use this combination</p> <p>C<sub>H</sub> <math>f_{ASCLINF} = f_{source2}/12</math></p> <p>D<sub>H</sub> Reserved, do not use this combination</p> <p>E<sub>H</sub> Reserved, do not use this combination</p> <p>F<sub>H</sub> <math>f_{ASCLINF} = f_{source2}/15</math></p>
ASCLINSDIV	11:8	rw	<p><b>ASCLIN Slow Divider Reload Value</b></p> <p>The resulting ASCLIN frequency is configured to <math>f_{ASCLINSI} = f_{source1} / \text{ASCLINSDIV}</math> for the allowed configurations. For ASCLINSDIV = 0000<sub>B</sub> the clock is shut off. <math>f_{source1}</math> could be configured either to <math>f_{PLL1}</math> (CLKSEL = 01<sub>B</sub>) or <math>f_{BACK}</math> (CLKSEL = 00<sub>B</sub>)</p> <p>0<sub>H</sub> <math>f_{ASCLINSI}</math> is stopped</p> <p>1<sub>H</sub> <math>f_{ASCLINSI} = f_{source1}</math></p> <p>2<sub>H</sub> <math>f_{ASCLINSI} = f_{source1}/2</math></p> <p>3<sub>H</sub> <math>f_{ASCLINSI} = f_{source1}/3</math></p> <p>4<sub>H</sub> <math>f_{ASCLINSI} = f_{source1}/4</math></p> <p>5<sub>H</sub> <math>f_{ASCLINSI} = f_{source1}/5</math></p> <p>6<sub>H</sub> <math>f_{ASCLINSI} = f_{source1}/6</math></p> <p>7<sub>H</sub> Reserved, do not use this combination</p> <p>8<sub>H</sub> <math>f_{ASCLINSI} = f_{source1}/8</math></p> <p>9<sub>H</sub> Reserved, do not use this combination</p> <p>A<sub>H</sub> <math>f_{ASCLINSI} = f_{source1}/10</math></p> <p>B<sub>H</sub> Reserved, do not use this combination</p> <p>C<sub>H</sub> <math>f_{ASCLINSI} = f_{source1}/12</math></p> <p>D<sub>H</sub> Reserved, do not use this combination</p> <p>E<sub>H</sub> Reserved, do not use this combination</p> <p>F<sub>H</sub> <math>f_{ASCLINSI} = f_{source1}/15</math></p>

## System Control Unit (SCU)

Field	Bits	Type	Description
<b>CLKSELASCLINS</b>	13:12	rw	<b>Clock Selection for ASCLINS</b> This bit field defines the clock source that is used for the clock generation of $f_{ASCLINS}$ .  <i>Note:</i> For switching between two non-zero configurations the following sequence has to be applied: First step is to switch to 00 <sub>B</sub> . Second step is to switch to the new target configuration.  00 <sub>B</sub> $f_{ASCLINS}$ clock is stopped 01 <sub>B</sub> $f_{ASCLINSI}$ is used as clock $f_{ASCLINS}$ 10 <sub>B</sub> $f_{OSCO}$ is used as clock $f_{ASCLINS}$ 11 <sub>B</sub> Reserved, do not use this combination
<b>ERAYPERON</b>	25	rw	<b>Power Safe SwitchOff for ERAY Clock</b> This bit is used to control the ERAY peripheral clock $f_{ERAY}$ for power saving purposes if the logic is not used by the application. 0 <sub>B</sub> $f_{ERAY}$ is stopped 1 <sub>B</sub> $f_{ERAY} = f_{source1} / 2$
<b>HSPDMPERON</b>	26	rw	<b>Power Safe SwitchOff for HSPDM Clocks</b> This bit is used to control the HSPDM peripheral clocks $f_{HSPDM\_320}$ and $f_{HSPDM\_160}$ for power saving purposes if the logic is not used by the application. 0 <sub>B</sub> $f_{HSPDM\_320}$ is stopped; $f_{HSPDM\_160}$ is stopped 1 <sub>B</sub> $f_{HSPDM\_320} = f_{src1}$ ; $f_{HSPDM\_160} = f_{source1}$
<b>LCK</b>	31	rh	<b>Lock Status</b> This bit indicates if the register can be updated with a new value or if the register is locked and a write action from the bus side has no effect.  <i>Note:</i> The lock bit is set when at least one bit field is changed, and released when this change is executed.  0 <sub>B</sub> The register is unlocked and can be updated 1 <sub>B</sub> The register is locked and can not be updated
<b>0</b>	7:4, 23:14, 30:27	rw	<b>Reserved</b> Should be written with 0.
<b>1</b>	24	rw	<b>Reserved</b> Can be written either 0/1, not connected to HW.

## 9.4 Connectivity

Table 53 Connections of SCU

Interface Signals	connects		Description
SCU:CBS_ENDINIT_DIS	from	CBS:ocds_oc(3)	Watchdog ENDINIT disable from Cerberus
SCU:CBS_WDT_SUSP	from	CBS:ocds_wdtsus	Watchdog suspend from Cerberus
SCU:EMGSTOP_PORT_A	from	SMU:FSPSCU	Emergency stop Port Pin A input request

## System Control Unit (SCU)

Table 53 Connections of SCU (cont'd)

Interface Signals	connects		Description
SCU:EMGSTOP_PORT_B	from	P21.2:IN	Emergency stop Port Pin B input request
SCU:ESR0_PORT_IN	from	TC35x:ESR0	ESR0 Port Pin input - can be used to trigger a reset or an NMI
SCU:ESR1_PORT_IN	from	TC35x:ESR1	ESR1 Port Pin input - can be used to trigger a reset or an NMI
SCU:E_IOUT(0)	to	RIF0:RAMP1C	ERU IOUTn output (MSB is IOUT7 and LSB is IOUT0)
		EVADC:G0REQTRH	
SCU:E_IOUT(1)	to	RIF1:RAMP1C	ERU IOUTn output (MSB is IOUT7 and LSB is IOUT0)
		EVADC:G1REQTRH	
SCU:E_IOUT(3:2)	to	CAN0:ttc_ectt(4:3)	ERU IOUTn output (MSB is IOUT7 and LSB is IOUT0)
SCU:E_IOUT(4)	to	CAN0:ttc_ltrc_trig(4)	ERU IOUTn output (MSB is IOUT7 and LSB is IOUT0)
SCU:E_PDOUT(0)	to	CCU60:CTRAPD	ERU PDOUTn output (MSB is PDOUT7 and LSB is PDOUT0)
		CCU60:T12HRH	
		EVADC:G0REQGTM	
SCU:E_PDOUT(1)	to	CCU61:CTRAPD	ERU PDOUTn output (MSB is PDOUT7 and LSB is PDOUT0)
		CCU61:T12HRH	
		EVADC:G1REQGTM	
SCU:E_PDOUT(3:0)	to	ERAY0:STPWT(3:0)	ERU PDOUTn output (MSB is PDOUT7 and LSB is PDOUT0)
SCU:E_PDOUT(4)	to	CCU60:CC62IND	ERU PDOUTn output (MSB is PDOUT7 and LSB is PDOUT0)
		GPT120:T3INC	
SCU:E_PDOUT(5)	to	CCU61:CC62IND	ERU PDOUTn output (MSB is PDOUT7 and LSB is PDOUT0)
SCU:E_PDOUT(6)	to	GPT120:CAPINB	ERU PDOUTn output (MSB is PDOUT7 and LSB is PDOUT0)
SCU:E_REQ0(0)	from	P15.4:IN	ERU Channel 0 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ0(1)	from	CCU60:COUT60	ERU Channel 0 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ0(2)	from	P10.7:IN	ERU Channel 0 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ1(0)	from	P14.3:IN	ERU Channel 1 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ1(1)	from	CCU61:COUT60	ERU Channel 1 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ1(2)	from	P10.8:IN	ERU Channel 1 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ1(3)	from	STM0:STMIR(0)	ERU Channel 1 input X; x=0-5, where 0 is input A and 5 is input F.

## System Control Unit (SCU)

Table 53 Connections of SCU (cont'd)

Interface Signals	connects		Description
SCU:E_REQ2(0)	from	P10.2:IN	ERU Channel 2 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ2(1)	from	P02.1:IN	ERU Channel 2 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ2(2)	from	P00.4:IN	ERU Channel 2 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ2(3)	from	ERAY0:MT	ERU Channel 2 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ3(0)	from	P10.3:IN	ERU Channel 3 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ3(1)	from	P14.1:IN	ERU Channel 3 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ3(2)	from	P02.0:IN	ERU Channel 3 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ3(3)	from	STM1:STMIR(0)	ERU Channel 3 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ4(0)	from	P33.7:IN	ERU Channel 4 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ4(2)	from	GPT120:T3OUT	ERU Channel 4 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ4(3)	from	P15.5:IN	ERU Channel 4 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ5(0)	from	P15.8:IN	ERU Channel 5 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ5(2)	from	GPT120:T6OUT	ERU Channel 5 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ5(3)	from	STM2:STMIR(0)	ERU Channel 5 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ6(0)	from	P20.0:IN	ERU Channel 6 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ6(1)	from	TC35x:ESR0	ERU Channel 6 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ6(3)	from	P11.10:IN	ERU Channel 6 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ7(0)	from	P20.9:IN	ERU Channel 7 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ7(1)	from	TC35x:ESR1	ERU Channel 7 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:E_REQ7(2)	from	P15.1:IN	ERU Channel 7 input X; x=0-5, where 0 is input A and 5 is input F.
SCU:RST_REQ_STM(10)	from	HSM:SYSRST	Reset request from STMn (MSB is STM5 and LSB is STM0)

## System Control Unit (SCU)

**Table 53 Connections of SCU (cont'd)**

Interface Signals	connects		Description
SCU:RST_REQ_STM(11)	from	HSM:APPRST	Reset request from STMn (MSB is STM5 and LSB is STM0)
SCU:SMU_EMGSTP_REQ	from	SMU:EMERGENCYSTOPREQ	Emergency stop request from SMU
SCU:SMU_TRAP_REQ	from	SMU:NMIREQ	TRAP request from the SMU
SCU:TRAP_CPU(0)	to	cpu_pfi_pfrwb_0:tc162p_nmi_trap	TRAP output to CPUUn (MSB is CPU5 and LSB is CPU0)
SCU:TRAP_CPU(1)	to	cpu_pfi_pfrwb_1:tc162p_nmi_trap	TRAP output to CPUUn (MSB is CPU5 and LSB is CPU0)
SCU:TRAP_CPU(2)	to	cpu_2:tc162p_nmi_trap	TRAP output to CPUUn (MSB is CPU5 and LSB is CPU0)
SCU:ERU_INT(3:0)	to	INT:scu.ERU_INT(3:0)	SCU ERU Service Request x

## 9.5 Revision History

The following table contains the revision history of the SCU that is relevant for the TC35x device. For a complete revision history please address the family user manual.

This section only includes entries, respective to the Clock System, that are related to register updates. For a complete Clock System revision history please address the family user manual.

**Table 54 Revision History**

Reference	Change to Previous Version	Comment
<b>V2.1.21</b>		
	Revision History entries up to V2.1.20 removed.	
<a href="#">Page 1</a>	Updated MISR signature values for LBISTCTRL3, for Config A and Config B.	
<a href="#">Page 26</a>	Connectivity information updated.	
<b>V2.1.22</b>		
	Revision History entries up to V2.1.22 removed.	
<a href="#">Page 17</a>	Cold PORST reset value changed from 1xx10000 to 0xx10000 in RSTSTAT register.	
<a href="#">Page 17</a>	Additional cold_power_on_reset value “LVD Reset” added to RSTSTAT register.	
<a href="#">Page 11</a>	LBISTCTRL0: System Reset value set to “Internal”. Added note to CFS Value in reset table: “Value installed after System and Power-On Reset.”	
<a href="#">Page 11</a>	LCLCON0 and LCLCON1: Cold PORST reset table values updated/corrected.	
<b>V2.1.23</b>		
	Revision History entries up to V2.1.21 removed.	
	Typo “Value” corrected in Revision History V2.1.22.	
<a href="#">Page 1</a>	LBISTCTRL register configuration corrected.	
<a href="#">Page 3, Page 11</a>	LBISTCTRL0 removed from specific registers, see Family Spec instead.	

---

**System Control Unit (SCU)****Table 54**    **Revision History** (cont'd)

Reference	Change to Previous Version	Comment
<b>V2.1.24</b>		
<a href="#">Page 11</a>	Updated Cold PowerOn Reset Value of LCLCONx.	
<b>V2.1.25</b>		
-	No functional changes.	
<b>V2.1.26</b>		
-	No functional changes.	
<b>V2.1.27</b>		
	No functional changes.	

## **10      Clocking System**

Device specific information about the clocking system is contained in the SCU chapter as both modules share a common bus interface.

## 11 Power Management System (PMS)

This chapter describes the Power Management System (PMS) Module of the TC35x.

### 11.1 TC35x Specific IP Configuration

**Table 55** TC35x specific configuration of PMS

Parameter	PMS
CFS value for the PMSWCR4 register	02000020 <sub>H</sub>



## Power Management System (PMS)

### 11.2 TC35x Specific Register Set

The PMS related SCU registers are specified in the SCU section of this appendix.

**Table 56 Register Address Space - PMS**

Module	Base Address	End Address	Note
(PMS)	F0240000 <sub>H</sub>	F0241FFF <sub>H</sub>	
PMS	F0248000 <sub>H</sub>	F02481FF <sub>H</sub>	FPI slave interface

**Table 57 Register Overview - PMS (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
PMS_ID	Identification Register	0008 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
PMS_EVRSTAT	EVR Status Register	002C <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
PMS_EVRADCSTAT	EVR Primary ADC Status Register	0034 <sub>H</sub>	U,SV	BE	LVD Reset	See Family Spec
PMS_EVRRSTCON	EVR Reset Control Register	003C <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRRSTSTAT	EVR Reset Status Register	0044 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
PMS_EVRTRIM	EVR Trim Control Register	004C <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRTRIMSTAT	EVR Trim Status Register	0050 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
PMS_EVRMONSTAT1	EVR Secondary ADC Status Register 1	0060 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
PMS_EVRMONSTAT2	EVR Secondary ADC Status Register 2	0064 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
PMS_EVRMONCTRL	EVR Secondary Monitor Control Register	0068 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRMONFILTER	EVR Secondary Monitor Filter Register	0070 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec

## Power Management System (PMS)

Table 57 Register Overview - PMS (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
PMS_PMSIEN	PMS Interrupt Enable Register	0074 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRUVMON	EVR Secondary Under-voltage Monitor Register	0078 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVROVMON	EVR Secondary Over-voltage Monitor Register	007C <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRUVMON 2	EVR Secondary Under-voltage Monitor Register 2	0080 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVROVMON 2	EVR Secondary Over-voltage Monitor Register 2	0084 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_HSMUVMON	EVR Primary HSM Under-voltage Monitor Register	0088 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_HSMOVMON	EVR Primary HSM Over-voltage Monitor Register	008C <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVR33CON	EVR33 Control Register	0090 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVROSCCT RL	EVR Oscillator Control Register	00A0 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_PMSWCR0	Standby and Wake-up Control Register 0	00B4 <sub>H</sub>	U,SV	SV,SE,P	LVD Reset	See Family Spec
PMS_PMSWCR2	Standby and Wake-up Control Register 2	00B8 <sub>H</sub>	U,SV	SV,SE,P	LVD Reset	See Family Spec
PMS_PMSWCR3	Standby and Wake-up Control Register 3	00C0 <sub>H</sub>	U,SV	SV,SE,P	LVD Reset	See Family Spec
PMS_PMSWCR4	Standby and Wake-up Control Register 4	00C4 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_PMSWCR5	Standby and Wake-up Control Register 5	00C8 <sub>H</sub>	U,SV	SV,SE,P	LVD Reset	See Family Spec

## Power Management System (PMS)

Table 57 Register Overview - PMS (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
PMS_PMSWSTAT	Standby and Wake-up Status Register	00D4 <sub>H</sub>	U,SV	BE	LVD Reset	See Family Spec
PMS_PMSWSTAT 2	Standby and Wake-up Status Register 2	00D8 <sub>H</sub>	U,SV	BE	LVD Reset	See Family Spec
PMS_PMSWUTC NT	Standby WUT Counter Register	00DC <sub>H</sub>	U,SV	BE	LVD Reset	See Family Spec
PMS_PMSWSTAT CLR	Standby and Wake-up Status Clear Register	00E8 <sub>H</sub>	U,SV	SV,SE,P	LVD Reset	See Family Spec
PMS_EVRSDSTAT 0	EVR SD Status Register 0	00FC <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
PMS_EVRSDCTRL 0	EVRC SD Control Register 0	0108 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCTRL 1	EVRC SD Control Register 1	010C <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCTRL 2	EVRC SD Control Register 2	0110 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCTRL 3	EVRC SD Control Register 3	0114 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCTRL 4	EVRC SD Control Register 4	0118 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCTRL 5	EVRC SD Control Register 5	011C <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCTRL 6	EVRC SD Control Register 6	0120 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCTRL 7	EVRC SD Control Register 7	0124 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCTRL 8	EVRC SD Control Register 8	0128 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec

## Power Management System (PMS)

Table 57 Register Overview - PMS (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
PMS_EVRSDCTRL 9	EVRC SD Control Register 9	012C <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCTRL 10	EVRC SD Control Register 10	0130 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCTRL 11	EVRC SD Control Register 11	0134 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCOE FF0	EVRC SD Coefficient Register 0	0148 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCOE FF1	EVRC SD Coefficient Register 1	014C <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCOE FF2	EVRC SD Coefficient Register 2	0150 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCOE FF3	EVRC SD Coefficient Register 3	0154 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCOE FF4	EVRC SD Coefficient Register 4	0158 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCOE FF5	EVRC SD Coefficient Register 5	015C <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCOE FF6	EVRC SD Coefficient Register 6	0160 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCOE FF7	EVRC SD Coefficient Register 7	0164 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCOE FF8	EVRC SD Coefficient Register 8	0168 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_EVRSDCOE FF9	EVRC SD Coefficient Register 9	016C <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_AG2i_STDB Y (i=0-1)	Alarm Status Register	0188 <sub>H</sub> +i* 4	U,SV	SV,SE,P	LVD Reset	See Family Spec

## Power Management System (PMS)

Table 57 Register Overview - PMS (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
PMS_MONBISTSTAT	SMU_stdby BIST Status Register	0190 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
PMS_MONBISTCTRL	SMU_stdby BIST Control Register	0198 <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_CMD_STDBY	SMU_stdby Command Register	019C <sub>H</sub>	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_AG2iFSP_STDBY (i=0-1)	SMU_stdby FSP Configuration Register	01A4 <sub>H</sub> +i*4	U,SV	SV,SE,P	See Family Spec	See Family Spec
PMS_DTSSTAT	Die Temperature Sensor Status Register	01C0 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
PMS_DTSLIM	Die Temperature Sensor Limit Register	01C8 <sub>H</sub>	U,SV	U,SV,P	See Family Spec	See Family Spec
PMS_OTSS	OCDS Trigger Set Select Register	01E0 <sub>H</sub>	U,SV	U,SV,P	See Family Spec	See Family Spec
PMS_OTSC0	OCDS Trigger Set Control 0 Register	01E4 <sub>H</sub>	U,SV	U,SV,P	See Family Spec	See Family Spec
PMS_OTSC1	OCDS Trigger Set Control 1 Register	01E8 <sub>H</sub>	U,SV	U,SV,P	See Family Spec	See Family Spec
PMS_ACCEN1	Access Enable Register 1	01F8 <sub>H</sub>	U,SV	SV,SE,32	Application Reset	See Family Spec
PMS_ACCEN0	Access Enable Register 0	01FC <sub>H</sub>	U,SV	SV,SE,32	Application Reset	See Family Spec

## 11.3 TC35x Specific Registers

No deviations from the Family Spec

## Power Management System (PMS)

## 11.4 Connectivity

Table 58 Connections of PMS

Interface Signals	connects		Description
PMS:DCDCSYNCO	to	P32.4:HWOUT(0) P32.2:ALT(6) P32.4:ALT(2)	DC-DC synchronization output
PMS:ESR0PORST	to	TC35x:ESR0	ESR0 control output during PORST activation
PMS:ESR0WKP	from	TC35x:ESR0	ESR0 pin input
PMS:ESR1WKP	from	TC35x:ESR1	ESR1 pin input
PMS:HWCFG1IN	from	TC35x:P14.5	HWCFG1 pin input
PMS:HWCFG2IN	from	TC35x:P14.2	HWCFG2 pin input
PMS:HWCFG4IN	from	TC35x:P10.5	HWCFG4 pin input
PMS:HWCFG5IN	from	TC35x:P10.6	HWCFG5 pin input
PMS:HWCFG6IN	from	TC35x:P14.4	HWCFG6 pin input
PMS:PINAWKP	from	TC35x:P14.1	PINA ( P14.1) pin input
PMS:PINBWKP	from	TC35x:P33.12	PINB (P33.12) pin input
PMS:PORSTIN	from	TC35x:PORST	PORST pin input
PMS:PORSTOUT	to	TC35x:PORST	PORST pin output
PMS:TESTMODEIN	from	TC35x:P20.2	TESTMODE pin input
PMS:VDDMLVL	to	converter_0:converter_low_supp	VDDM monitor signal to Converter
PMS:VGATE1N	to	TC35x:CTRL1V3N TC35x:CTRL1V3N	DCDC N ch. MOSFET gate driver output
PMS:VGATE1P	to	TC35x:CTRL1V3P TC35x:CTRL1V3P	DCDC P ch. MOSFET gate driver output

## 11.5 Revision History

Table 59 Revision History

Reference	Change to Previous Version	Comment
<b>V2.2.28</b>		
–	No changes.	
<b>V2.2.29</b>		
–	No functional changes.	
<b>V2.2.30</b>		
<b>Page 2</b>	Register “PMS_EVR33CON” now visible to the customer.	
<b>V2.2.31</b>		
–	No functional changes.	
<b>V2.2.32</b>		
–	No functional changes.	

---

**Power Management System (PMS)****Table 59**    **Revision History** (cont'd)

Reference	Change to Previous Version	Comment
<b>V2.2.33</b>		
–	No functional changes.	
<b>V2.2.34</b>		
–	No functional changes.	

## **12 Power Management System for Low-End (PMSLE)**

This device doesn't contain a PMSLE module.



---

**Memory Test Unit (MTU)**

## **13 Memory Test Unit (MTU)**

For the generic description of the Memory Test Unit (MTU) and the SRAM Support Hardware (SSH), please refer to the platform chapter.

### **13.1 TC35x Specific IP Configuration**

There is no device specific IP configuration. MTU+SSH is generic across all derivatives in the platforms. Only the SSH instances vary.

### **13.2 Handling of Large DSPR SRAMs**

On this device, the CPU0 and CPU1 have large DSPR SRAMs. Therefore, there are two SSHs to support these SRAMs. These are named as CPUxDMEM and CPUxDMEM1 (x=0,1).

Logically, these 2 SSHs behave as separate SSHs, with their own MEMTEST\_EN bits, Alarms to the SMU, error status flags etc. However special handling is required to enter test mode for these SSHs.

When running a Non-Destructive-test, only one of the DMEM SSHs shall be enabled at a time. This is because the ECC encoder and decoder are shared between the two SSHs.

However, as long as destructive tests or SSH register accesses are to be performed, then both SSHs can be enabled together.

Please note that when one of the DMEM SSH is enabled, the complete DSPR+DCACHE is unavailable for functional access. This is due to internal interleaving of the logical address space.

Although the DCACHE is also split equally between the two SRAMs, the entire cache has to be mapped at once to the system address map. Hence only a single bit is provided in the MTU\_MEMMAP register for the entire DMEM.

The partial-erase (i.e. erasing the Cache area; refer the family spec) is triggered separately when each MEMTEST\_EN bit is set.

The MEMMAP bit triggers the partial erase in both SSHs at the same time.

If both the SSHs are enabled / disabled at the same time, the software should check either the bits in the MTU\_MEMSTAT register, or ensure that the EN bits for both the SSHs are set / cleared in the MEMTEST registers to ensure that the partial-erase has completed.

## Memory Test Unit (MTU)

## 13.3 TC35x Specific Register Set

## Register Address Space Table

Table 60 Register Address Space - MTU

Module	Base Address	End Address	Note
MTU	F0060000 <sub>H</sub>	F006FFFF <sub>H</sub>	FPI slave interface

## Register Overview Table

Table 61 Register Overview - MTU (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
MTU_CLC	Clock Control Register	0000 <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
MTU_ID	Identification Register	0008 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
MTU_MEMTESTi (i=0-2)	Memory MBIST Enable Register i	0010 <sub>H</sub> +i*4	U,SV	SV,SE,P	Application Reset	<a href="#">3</a>
MTU_MEMMAP	Memory Mapping Enable Register	001C <sub>H</sub>	U,SV	SV,SE,P	Application Reset	<a href="#">9</a>
MTU_MEMSTATi (i=0-2)	Memory Status Register i	0038 <sub>H</sub> +i*4	U,SV	BE	Application Reset	<a href="#">12</a>
MTU_MEMDONEi (i=0-2)	Memory Test Done Status Register i	0050 <sub>H</sub> +i*4	U,SV	BE	Application Reset	<a href="#">16</a>
MTU_MEMFDAi (i=0-2)	Memory Test FDA Status Register i	0060 <sub>H</sub> +i*4	U,SV	BE	Application Reset	<a href="#">21</a>
MTU_ACCEN1	Access Enable Register 1	00F8 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
MTU_ACCEN0	Access Enable Register 0	00FC <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec
MTU_MCi_CONFI G0 (i=0-95)	Configuration Registers	1000 <sub>H</sub> +i*100 <sub>H</sub>	U,SV,16	U,SV,P,16	Application Reset	See Family Spec
MTU_MCi_CONFI G1 (i=0-95)	Configuration Register 1	1002 <sub>H</sub> +i*100 <sub>H</sub>	U,SV,16	U,SV,P,16	Application Reset	See Family Spec

## Memory Test Unit (MTU)

**Table 61 Register Overview - MTU (ascending Offset Address) (cont'd)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
MTU_MCi_MCON TROL (i=0-95)	MBIST Control Register	1004 <sub>H</sub> +i* 100 <sub>H</sub>	U,SV,16	SV,SE,P,16	Application Reset	See Family Spec
MTU_MCi_MSTA TUS (i=0-95)	Status Register	1006 <sub>H</sub> +i* 100 <sub>H</sub>	U,SV,16	BE	Application Reset	See Family Spec
MTU_MCi_RANG E (i=0-95)	Range Register, single address mode	1008 <sub>H</sub> +i* 100 <sub>H</sub>	U,SV,16	U,SV,P,16	Application Reset	See Family Spec
MTU_MCi_REVID (i=0-95)	Revision ID Register	100C <sub>H</sub> +i* 100 <sub>H</sub>	U,SV,16	BE	Application Reset	See Family Spec
MTU_MCi_ECCS (i=0-95)	ECC Safety Register	100E <sub>H</sub> +i* 100 <sub>H</sub>	U,SV,16	SV,SE,P,16	Application Reset	See Family Spec
MTU_MCi_ECCD (i=0-95)	Memory ECC Detection Register	1010 <sub>H</sub> +i* 100 <sub>H</sub>	U,SV,16	SV,P,16	See Family Spec	See Family Spec
MTU_MCi_ETRRx (i=0-95;x=0-4)	Error Tracking Register x	1012 <sub>H</sub> +i* 100 <sub>H</sub> +x* 2	U,SV,16	BE	PowerOn Reset	See Family Spec
MTU_MCi_RDBFL y (i=0-95;y=0-66)	Read Data and Bit Flip Register y	1060 <sub>H</sub> +i* 100 <sub>H</sub> +y* 2	U,SV,16	U,SV,P,16	Application Reset	See Family Spec
MTU_MCi_ALMS RCS (i=0-95)	Alarm Sources Configuration Register	10EE <sub>H</sub> +i* 100 <sub>H</sub>	U,SV,16	SV,SE,P,16	Application Reset	See Family Spec
MTU_MCi_FAULT STS (i=0-95)	SSH Safety Faults Status Register	10F0 <sub>H</sub> +i* 100 <sub>H</sub>	U,SV,16	SV,SE,P,16	PowerOn Reset	See Family Spec
MTU_MCi_ERRIN FOx (i=0-95;x=0-4)	Error Information Register x	10F2 <sub>H</sub> +i* 100 <sub>H</sub> +x* 2	U,SV,16	BE	PowerOn Reset	See Family Spec

## 13.4 TC35x Specific Registers

### 13.4.1 MEMTEST Implementation

#### Memory MBIST Enable Register i

The memory test register MEMTEST holds CPU configurable select bits for the various SSH instances. See the product specific appendix for mapping of memory controller numbers.

## Memory Test Unit (MTU)

## MTU\_MEMTESTi (i=0)

## Memory MBIST Enable Register i

(0010<sub>H</sub>+i\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LMU1_0_EN	LMU0_0_EN	RES29	RES28	RES27	RES26	RES25	RES24	RES23	RES22	RES21	RES20	RES19	RES18	RES17	RES16
rwh	rwh	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES15	CPU2_DLMU_EN	CPU2_PTAGE_EN	CPU2_PMEM_EN	CPU2_DTAGE_EN	CPU2_DMEM_EN	CPU1_DLMU_STBY_EN	CPU1_PTAGE_EN	CPU1_PMEM_EN	CPU1_DTAGE_EN	CPU1_DMEM_EN	CPU0_DLMU_STBY_EN	CPU0_PTAGE_EN	CPU0_PMEM_EN	CPU0_DTAGE_EN	CPU0_DMEM_EN
r	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh

Field	Bits	Type	Description
CPU0_DMEM_EN	0	rwh	<b>CPU0 DMEM SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
RESx (x=15-29)	x	r	<b>Reserved</b> Reserved. Shall be written with zero.
CPU0_DTAGE_EN	1	rwh	<b>CPU0 DTAGE SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
CPU0_PMEM_EN	2	rwh	<b>CPU0 PMEM SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
CPU0_PTAGE_EN	3	rwh	<b>CPU0 PTAGE SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
CPU0_DLMU_STBY_EN	4	rwh	<b>CPU0 STANDBY DLMU SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
CPU1_DMEM_EN	5	rwh	<b>CPU1 DMEM SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
CPU1_DTAGE_EN	6	rwh	<b>CPU1 DTAGE SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
CPU1_PMEM_EN	7	rwh	<b>CPU1 PMEM SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
CPU1_PTAGE_EN	8	rwh	<b>CPU1 PTAGE SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled

## Memory Test Unit (MTU)

Field	Bits	Type	Description
<b>CPU1_DLMU_STBY_EN</b>	9	rwh	<b>CPU1 STANDBY DLMU SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>CPU2_DMEM_EN</b>	10	rwh	<b>CPU2 DMEM SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>CPU2_DTAG_EN</b>	11	rwh	<b>CPU2 DTAG SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>CPU2_PMEM_EN</b>	12	rwh	<b>CPU2 PMEM SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>CPU2_PTAG_EN</b>	13	rwh	<b>CPU2 PTAG SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>CPU2_DLMU_EN</b>	14	rwh	<b>CPU2 DLMU memory SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>LMU00_EN</b>	30	rwh	<b>LMU00 SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>LMU10_EN</b>	31	rwh	<b>LMU10 SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled

MTU\_MEMTEST<sub>i</sub> (i=1)

## Memory MBIST Enable Register i

(0010<sub>H</sub>+i\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>MCAN20_EN</b>	<b>MCAN10_EN</b>	<b>RES29</b>	<b>RES28</b>	<b>RES27</b>	<b>RES26</b>	<b>RES25</b>	<b>RES24</b>	<b>RES23</b>	<b>RES22</b>	<b>RES21</b>	<b>SPU_CONFIG1_EN</b>	<b>SPU_CONFIG0_EN</b>	<b>SPU_BUFFER1_EN</b>	<b>SPU_BUFFER0_EN</b>	<b>EMEM_XTM_EN</b>
rwh	rwh	r	r	r	r	r	r	r	r	r	rwh	rwh	rwh	rwh	rwh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>RES15</b>	<b>RES14</b>	<b>EMEM1_EN</b>	<b>EMEM0_EN</b>	<b>MCDS_EN</b>	<b>RES10</b>	<b>SADMA_EN</b>	<b>R8</b>	<b>RES7</b>	<b>RES6</b>	<b>RES5</b>	<b>RES4</b>	<b>CPU1_DMEM1_EN</b>	<b>CPU0_DMEM1_EN</b>	<b>RES1</b>	<b>RES0</b>
r	r	rwh	rwh	rwh	r	rwh	rwh	r	r	r	r	rwh	rwh	r	r

Field	Bits	Type	Description
<b>RES<sub>x</sub> (x=0-1,4-7,10,14-15,21-29)</b>	x	r	<b>Reserved</b> Reserved. Shall be written with zero.

## Memory Test Unit (MTU)

Field	Bits	Type	Description
<b>CPU0_DMEN1_EN</b>	2	rwh	<b>CPU0 DMEN1 SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled <sup>1)</sup> .
<b>CPU1_DMEN1_EN</b>	3	rwh	<b>CPU1 DMEN1 SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled <sup>2)</sup> .
<b>R8</b>	8	rwh	<b>Reserved - Res</b> Reserved. Not used in this product. Shall be written with zero.
<b>SADMA_EN</b>	9	rwh	<b>Safety DMA SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>MCDS_EN</b>	11	rwh	<b>MCDS memory SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>EMEM0_EN</b>	12	rwh	<b>EMEM0 SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>EMEM1_EN</b>	13	rwh	<b>EMEM1 SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>EMEM_XTM_EN</b>	16	rwh	<b>EMEM XTM memory SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>SPU_BUFFER0_EN</b>	17	rwh	<b>SPU BUFFER0 SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>SPU_BUFFER1_EN</b>	18	rwh	<b>SPU BUFFER1 SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>SPU_CONFIG0_EN</b>	19	rwh	<b>SPU CONFIG0 memory SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>SPU_CONFIG1_EN</b>	20	rwh	<b>SPU CONFIG1 memory SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>MCAN10_EN</b>	30	rwh	<b>MCAN10 memory SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>MCAN20_EN</b>	31	rwh	<b>MCAN20 memory SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled

1) Please refer to separate section related to handling of the large DMEM on this device.

2) Please refer to separate section related to handling of the large DMEM on this device.

## Memory Test Unit (MTU)

## MTU\_MEMTESTi (i=2)

## Memory MBIST Enable Register i

(0010<sub>H</sub>+i\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SPU_F FT31_ RAM_ EN	SPU_F FT30_ RAM_ EN	SPU_F FT21_ RAM_ EN	SPU_F FT20_ RAM_ EN	SPU_F FT11_ RAM_ EN	SPU_F FT10_ RAM_ EN	SPU_F FT01_ RAM_ EN	SPU_F FT00_ RAM_ EN	RES23	RES22	HSPD M_RA M_EN	RES20	GIGET H_TX_ EN	GIGET H_RX_ EN	RES17	RES16
rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	r	r	rwh	r	rwh	rwh	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES15	SCR_R AMINT_ EN	SCR_X RAM_ EN	R12	R11	R10	R9	R8	RES7	ERAY_ MBF0_ EN	RES5	ERAY_ TBF_I BF0_E N	RES3	ERAY_ OBF0_ EN	RES1	RES0
r	rwh	rwh	rwh	rwh	rwh	rwh	rwh	r	rwh	r	rwh	r	rwh	r	r

Field	Bits	Type	Description
RESx (x=0-1,3,5,7,15-17,20,22-23)	x	r	<b>Reserved</b> Reserved. Shall be written with zero.
ERAY_OBF0_EN	2	rwh	<b>ERAY OBF0 SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
ERAY_TBF_IBF0_EN	4	rwh	<b>ERAY TBF IBF0 memory SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
ERAY_MBF0_EN	6	rwh	<b>ERAY MBF0 memory SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
R8	8	rwh	<b>Reserved - Res</b> Reserved. Not used in this product. Shall be written with zero.
R9	9	rwh	<b>Reserved - Res</b> Reserved. Not used in this product. Shall be written with zero.
R10	10	rwh	<b>Reserved - Res</b> Reserved. Not used in this product. Shall be written with zero.
R11	11	rwh	<b>Reserved - Res</b> Reserved. Not used in this product. Shall be written with zero.
R12	12	rwh	<b>Reserved - Res</b> Reserved. Not used in this product. Shall be written with zero.

## Memory Test Unit (MTU)

Field	Bits	Type	Description
<b>SCR_XRAM_EN</b>	13	rwh	<b>SCR XRAM SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>SCR_RAMINT_EN</b>	14	rwh	<b>SCR Internal RAM SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>GIGETH_RX_EN</b>	18	rwh	<b>Gigabit Ethernet RX SSH instance Enable</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>GIGETH_TX_EN</b>	19	rwh	<b>Gigabit Ethernet TX SSH instance Enable</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>HSPDM_RAM_EN</b>	21	rwh	<b>HDSPDM RAM SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>SPU_FFT00_RAM_EN</b>	24	rwh	<b>SPU FFT00 RAM SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>SPU_FFT01_RAM_EN</b>	25	rwh	<b>SPU FFT01 RAM SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>SPU_FFT10_RAM_EN</b>	26	rwh	<b>SPU FFT10 RAM SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>SPU_FFT11_RAM_EN</b>	27	rwh	<b>SPU FFT11 RAM SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>SPU_FFT20_RAM_EN</b>	28	rwh	<b>SPU FFT20 RAM SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>SPU_FFT21_RAM_EN</b>	29	rwh	<b>SPU FFT21 RAM SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>SPU_FFT30_RAM_EN</b>	30	rwh	<b>SPU FFT30 RAM SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled
<b>SPU_FFT31_RAM_EN</b>	31	rwh	<b>SPU FFT31 RAM SSH instance Enable</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled



## Memory Test Unit (MTU)

### 13.4.2 MEMMAP Implementation

The Memory Mapping Enable register MEMMAP has configurable control bits to select memory-mapped test mode for each CPU memory.

Cache and Scratchpad memories are physically implemented as a single RAM, but this register function assumes two separate logical RAM partitions. In this register additional bits CPUxDCMAP and CPUxPCMAP are defined. These control the Cache partitions of the RAMs for Data Side and Program side respectively. Since cache content and tags of a cache must be simultaneously switched from memory mapped to cache functional mode, the control bits are mirrored and only one bit is writeable for each cache. The bits corresponding to the tag memories of the same cache will always take the same value as that written to the main Cache Memory control bit. This linkage is product specific.

Please note that the MEMMAP register is used only to map the Cache/Tag memories to system address space. These bits have no effect on testing these memories itself. For system address range into which the memories will be mapped, please refer to the memory map chapter.

#### Memory Mapping Enable Register

The Memory Mapping Enable register MEMMAP has configurable control bits to select memory-mapped test mode. See the Integration Section for mapping of memory controller numbers.

#### MTU\_MEMMAP

**Memory Mapping Enable Register (001C<sub>H</sub>)** **Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>R29</b>			<b>MEM2_8MAP</b>	<b>MEM2_7MAP</b>	<b>MEM2_6MAP</b>	<b>MEM2_5MAP</b>	<b>R24</b>	<b>MEM2_3MAP</b>	<b>MEM2_2MAP</b>	<b>MEM2_1MAP</b>	<b>MEM2_0MAP</b>	<b>R19</b>	<b>MEM1_8MAP</b>	<b>MEM1_7MAP</b>	<b>MEM1_6MAP</b>
r			r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>MEM1_5MAP</b>	<b>R14</b>	<b>CPU2_PTMA_P</b>	<b>CPU2_PCMA_P</b>	<b>CPU2_DTMA_P</b>	<b>CPU2_DCMA_P</b>	<b>R9</b>	<b>CPU1_PTMA_P</b>	<b>CPU1_PCMA_P</b>	<b>CPU1_DTMA_P</b>	<b>CPU1_DCMA_P</b>	<b>R4</b>	<b>CPU0_PTMA_P</b>	<b>CPU0_PCMA_P</b>	<b>CPU0_DTMA_P</b>	<b>CPU0_DCMA_P</b>
r	r	rh	rwh	rh	rwh	r	rh	rwh	rh	rwh	r	rh	rwh	rh	rwh

Field	Bits	Type	Description
<b>CPU0_DCMA_P</b>	0	rwh	<b>CPU0 DCache Mapping</b> 0 <sub>B</sub> Normal cache function 1 <sub>B</sub> Memory-mapped
<b>MEMxMAP (x=15-18,20-23,25-28)</b>	x	r	<b>MEMx Mapping Enable</b> Reserved; Not used in this product. Shall be written with zero.
<b>CPU0_DTMA_P</b>	1	rh	<b>CPU0 DTAG Mapping</b> Read only. Mirrors the state of CPU0_DCMA_P. CPU D-cache memories may only be mapped simultaneously. 0 <sub>B</sub> Normal cache function 1 <sub>B</sub> Memory-mapped
<b>CPU0_PCMA_P</b>	2	rwh	<b>CPU0 PCACHE Mapping</b> 0 <sub>B</sub> Normal cache function 1 <sub>B</sub> Memory-mapped

## Memory Test Unit (MTU)

Field	Bits	Type	Description
<b>CPU0_PTMAP</b>	3	rh	<b>CPU0 PTAG Mapping</b> Read only. Mirrors the state of CPU0_PCMAP. CPU P-cache memories may only be mapped simultaneously. 0 <sub>B</sub> Normal cache function 1 <sub>B</sub> Memory-mapped
<b>R4</b>	4	r	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>CPU1_DCMAP</b>	5	rwh	<b>CPU1 DCache Mapping</b> 0 <sub>B</sub> Normal cache function 1 <sub>B</sub> Memory-mapped
<b>CPU1_DTMAP</b>	6	rh	<b>CPU1 DTAG Mapping</b> Read only. Mirrors the state of CPU1_DCMAP. CPU D-cache memories may only be mapped simultaneously. 0 <sub>B</sub> Normal cache function 1 <sub>B</sub> Memory-mapped
<b>CPU1_PCMAP</b>	7	rwh	<b>CPU1 PCACHE Mapping</b> 0 <sub>B</sub> Normal cache function 1 <sub>B</sub> Memory-mapped
<b>CPU1_PTMAP</b>	8	rh	<b>CPU1 PTAG Mapping</b> Read only. Mirrors the state of CPU1_PCMAP. CPU P-cache memories may only be mapped simultaneously. 0 <sub>B</sub> Normal cache function 1 <sub>B</sub> Memory-mapped
<b>R9</b>	9	r	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>CPU2_DCMAP</b>	10	rwh	<b>CPU2 DCache Mapping</b> 0 <sub>B</sub> Normal cache function 1 <sub>B</sub> Memory-mapped
<b>CPU2_DTMAP</b>	11	rh	<b>CPU2 DTAG Mapping</b> Read only. Mirrors the state of CPU2_DCMAP. CPU D-cache memories may only be mapped simultaneously. 0 <sub>B</sub> Normal cache function 1 <sub>B</sub> Memory-mapped
<b>CPU2_PCMAP</b>	12	rwh	<b>CPU2 PCACHE Mapping</b> 0 <sub>B</sub> Normal cache function 1 <sub>B</sub> Memory-mapped
<b>CPU2_PTMAP</b>	13	rh	<b>CPU2 PTAG Mapping</b> Read only. Mirrors the state of CPU2_PCMAP. CPU P-cache memories may only be mapped simultaneously. 0 <sub>B</sub> Normal cache function 1 <sub>B</sub> Memory-mapped
<b>R14</b>	14	r	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R19</b>	19	r	<b>Reserved - Res</b> Reserved. Not used in this product.

---

**Memory Test Unit (MTU)**

Field	Bits	Type	Description
<b>R24</b>	24	r	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R29</b>	31:29	r	<b>Reserved - Res</b> Reserved. Not used in this product.

## Memory Test Unit (MTU)

### 13.4.3 MEMSTAT Implementation

The Memory Status Registers MEMSTATx have an implemented bit for each security relevant RAM.

The Data- and Program- Cache and Scratchpad memories are physically implemented as a single RAM with a single MBIST. Hence CPUx\_DMEN\_AIU and CPUx\_PMEM\_AIU give the status of the partial initialization of the cache partitions for the Data and Program memories respectively.

#### Memory Status Register i

The memory status register MEMSTAT shows whether each SSH instance is currently executing an automatic initialization sequence.

#### MTU\_MEMSTATi (i=0)

##### Memory Status Register i

(0038<sub>H</sub>+i\*4)

Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	<b>R29</b>		<b>RES28</b>	<b>RES27</b>	<b>RES26</b>	<b>RES25</b>	<b>R24</b>	<b>RES23</b>	<b>RES22</b>	<b>RES21</b>	<b>RES20</b>	<b>R19</b>	<b>RES18</b>	<b>RES17</b>	<b>RES16</b>
	r		r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>RES15</b>	<b>R14</b>	<b>CPU2_PTAGE_AIU</b>	<b>CPU2_PMEM_AIU</b>	<b>CPU2_DTAG_AIU</b>	<b>CPU2_DMEN_AIU</b>	<b>R9</b>	<b>CPU1_PTAGE_AIU</b>	<b>CPU1_PMEM_AIU</b>	<b>CPU1_DTAG_AIU</b>	<b>CPU1_DMEN_AIU</b>	<b>R4</b>	<b>CPU0_PTAGE_AIU</b>	<b>CPU0_PMEM_AIU</b>	<b>CPU0_DTAG_AIU</b>	<b>CPU0_DMEN_AIU</b>
r	r	rh	rh	rh	rh	r	rh	rh	rh	rh	r	rh	rh	rh	rh

Field	Bits	Type	Description
<b>CPU0_DMEN_AIU</b>	0	rh	<b>CPU0 DMEM Partial AutoInitialize of Cache Partition Underway</b> This bit indicates whether an automatic data initialization has been triggered by a change of state of MEMTEST.MEMxEN or MEMxMAP but that the initialization sequence has not yet completed. 0 <sub>B</sub> MBIST not running autoinitialize 1 <sub>B</sub> MBIST running autoinitialize
<b>RESx (x=15-18,20-23,25-28)</b>	x	r	<b>Reserved</b> Reserved. Not used in this product.
<b>CPU0_DTAG_AIU</b>	1	rh	<b>CPU0 DTAG MBIST AutoInitialize Underway</b> This bit indicates whether an automatic data initialization has been triggered by a change of state of MEMTEST.MEMxEN or MEMxMAP but that the initialization sequence has not yet completed. 0 <sub>B</sub> MBIST not running autoinitialize 1 <sub>B</sub> MBIST running autoinitialize
<b>CPU0_PMEM_AIU</b>	2	rh	<b>CPU0 PMEM Partial AutoInitialize of Cache Partition Underway</b> This bit indicates whether an automatic data initialization has been triggered by a change of state of MEMTEST.MEMxEN or MEMxMAP but that the initialization sequence has not yet completed. 0 <sub>B</sub> MBIST not running autoinitialize 1 <sub>B</sub> MBIST running autoinitialize

## Memory Test Unit (MTU)

Field	Bits	Type	Description
<b>CPU0_PTAG_AIU</b>	3	rh	<b>CPU0 PTAG MBIST AutoInitialize Underway</b> This bit indicates whether an automatic data initialization has been triggered by a change of state of MEMTEST.MEMxEN or MEMxMAP but that the initialization sequence has not yet completed. 0 <sub>B</sub> MBIST not running autoinitialize 1 <sub>B</sub> MBIST running autoinitialize
<b>R4</b>	4	r	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>CPU1_DMEN_AIU</b>	5	rh	<b>CPU1 DMEN Partial AutoInitialize of Cache Partition Underway</b> This bit indicates whether an automatic data initialization has been triggered by a change of state of MEMTEST.MEMxEN or MEMxMAP but that the initialization sequence has not yet completed. 0 <sub>B</sub> MBIST not running autoinitialize 1 <sub>B</sub> MBIST running autoinitialize
<b>CPU1_DTAG_AIU</b>	6	rh	<b>CPU1 DTAG MBIST AutoInitialize Underway</b> This bit indicates whether an automatic data initialization has been triggered by a change of state of MEMTEST.MEMxEN or MEMxMAP but that the initialization sequence has not yet completed. 0 <sub>B</sub> MBIST not running autoinitialize 1 <sub>B</sub> MBIST running autoinitialize
<b>CPU1_PMEM_AIU</b>	7	rh	<b>CPU1 PMEM Partial AutoInitialize of Cache Partition Underway</b> This bit indicates whether an automatic data initialization has been triggered by a change of state of MEMTEST.MEMxEN or MEMxMAP but that the initialization sequence has not yet completed. 0 <sub>B</sub> MBIST not running autoinitialize 1 <sub>B</sub> MBIST running autoinitialize
<b>CPU1_PTAG_AIU</b>	8	rh	<b>CPU1 PTAG MBIST AutoInitialize Underway</b> This bit indicates whether an automatic data initialization has been triggered by a change of state of MEMTEST.MEMxEN or MEMxMAP but that the initialization sequence has not yet completed. 0 <sub>B</sub> MBIST not running autoinitialize 1 <sub>B</sub> MBIST running autoinitialize
<b>R9</b>	9	r	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>CPU2_DMEN_AIU</b>	10	rh	<b>CPU2 DMEN Partial AutoInitialize of Cache Partition Underway</b> This bit indicates whether an automatic data initialization has been triggered by a change of state of MEMTEST.MEMxEN or MEMxMAP but that the initialization sequence has not yet completed. 0 <sub>B</sub> MBIST not running autoinitialize 1 <sub>B</sub> MBIST running autoinitialize
<b>CPU2_DTAG_AIU</b>	11	rh	<b>CPU2 DTAG MBIST AutoInitialize Underway</b> This bit indicates whether an automatic data initialization has been triggered by a change of state of MEMTEST.MEMxEN or MEMxMAP but that the initialization sequence has not yet completed. 0 <sub>B</sub> MBIST not running autoinitialize 1 <sub>B</sub> MBIST running autoinitialize

## Memory Test Unit (MTU)

Field	Bits	Type	Description
<b>CPU2_PMEM_AIU</b>	12	rh	<b>CPU2 PMEM Partial AutoInitialize of Cache Partition Underway</b> This bit indicates whether an automatic data initialization has been triggered by a change of state of MEMTEST.MEMxEN or MEMxMAP but that the initialization sequence has not yet completed. 0 <sub>B</sub> MBIST not running autoinitialize 1 <sub>B</sub> MBIST running autoinitialize
<b>CPU2_PTAG_AIU</b>	13	rh	<b>CPU2 PTAG MBIST AutoInitialize Underway</b> This bit indicates whether an automatic data initialization has been triggered by a change of state of MEMTEST.MEMxEN or MEMxMAP but that the initialization sequence has not yet completed. 0 <sub>B</sub> MBIST not running autoinitialize 1 <sub>B</sub> MBIST running autoinitialize
<b>R14</b>	14	r	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R19</b>	19	r	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R24</b>	24	r	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R29</b>	31:29	r	<b>Reserved - Res</b> Reserved. Not used in this product.

## MTU\_MEMSTATi (i=1)

## Memory Status Register i

(0038<sub>H</sub>+i\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R9															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R9							R8	R5			R4	CPU1_DMEM1_AIU	CPU0_DMEM1_AIU	R0	
r							rh	r			r	rh	rh	r	

Field	Bits	Type	Description
<b>R0</b>	1:0	r	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>CPU0_DMEM1_AIU</b>	2	rh	<b>CPU0 DMEM1 Partial AutoInitialize of Cache Partition Underway</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled <sup>1)</sup> .
<b>CPU1_DMEM1_AIU</b>	3	rh	<b>CPU1 DMEM1 Partial AutoInitialize of Cache Partition Underway</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled <sup>2)</sup> .
<b>R4</b>	4	r	<b>Reserved - Res</b> Reserved. Not used in this product.

## Memory Test Unit (MTU)

Field	Bits	Type	Description
<b>R5</b>	7:5	r	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R8</b>	8	rh	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R9</b>	31:9	r	<b>Reserved - Res</b> Reserved. Not used in this product.

- 1) Please refer to separate section related to handling of the large DMEM on this device.
- 2) Please refer to separate section related to handling of the large DMEM on this device.

## MTU\_MEMSTATi (i=2)

## Memory Status Register i

(0038<sub>H</sub>+i\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R18														R17	R13
r														r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R13			R12	R11	R10	R9	R8	R5			R4	R2		R0	
r			rh	rh	rh	rh	rh	r			r	r		r	

Field	Bits	Type	Description
<b>R0</b>	1:0	r	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R2</b>	3:2	r	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R4</b>	4	r	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R5</b>	7:5	r	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R8</b>	8	rh	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R9</b>	9	rh	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R10</b>	10	rh	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R11</b>	11	rh	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R12</b>	12	rh	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R13</b>	16:13	r	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R17</b>	17	r	<b>Reserved - Res</b> Reserved. Not used in this product.

## Memory Test Unit (MTU)

Field	Bits	Type	Description
R18	31:18	r	<b>Reserved - Res</b> Reserved. Not used in this product.

## 13.4.4 MEMDONE Implementation

## Memory Test Done Status Register i

Each bit in one of the memory test done status registers MEMDONEx reflects the status of the MSTATUS.DONE bit in the corresponding SSH. See the implementation section for the implemented register bits.

## MTU\_MEMDONEi (i=0)

Memory Test Done Status Register i (0050<sub>H</sub>+i\*4) Application Reset Value: FFFF FFFF<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LMU1_0_DONE	LMU0_0_DONE	RES29	RES28	RES27	RES26	RES25	RES24	RES23	RES22	RES21	RES20	RES19	RES18	RES17	RES16
rh	rh	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES15	CPU2_DLMU_STBY_DONE	CPU2_PTAG_DONE	CPU2_PMEM_DONE	CPU2_DTAG_DONE	CPU2_DMEM_DONE	CPU1_DLMU_STBY_DONE	CPU1_PTAG_DONE	CPU1_PMEM_DONE	CPU1_DTAG_DONE	CPU1_DMEM_DONE	CPU0_DLMU_STBY_DONE	CPU0_PTAG_DONE	CPU0_PMEM_DONE	CPU0_DTAG_DONE	CPU0_DMEM_DONE
r	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
CPU0_DMEM_DONE	0	rh	<b>CPU0 DMEM Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
RESz (z=15-29)	z	r	<b>Reserved</b> Reserved. Not used in this product.
CPU0_DTAG_DONE	1	rh	<b>CPU0 DTAG Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
CPU0_PMEM_DONE	2	rh	<b>CPU0 PMEM Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
CPU0_PTAG_DONE	3	rh	<b>CPU0 PTAG Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
CPU0_DLMU_STBY_DONE	4	rh	<b>CPU0 STANDBY DLMU Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
CPU1_DMEM_DONE	5	rh	<b>CPU1 DMEM Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1



## Memory Test Unit (MTU)

Field	Bits	Type	Description
<b>CPU1_DTAG_DONE</b>	6	rh	<b>CPU1 DTAG Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>CPU1_PMEM_DONE</b>	7	rh	<b>CPU1 PMEM Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>CPU1_PTAG_DONE</b>	8	rh	<b>CPU1 PTAG Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>CPU1_DLMU_STBY_DONE</b>	9	rh	<b>CPU1 STANDBY DLMU Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>CPU2_DMED_DONE</b>	10	rh	<b>CPU2 DMED Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>CPU2_DTAG_DONE</b>	11	rh	<b>CPU2 DTAG Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>CPU2_PMEM_DONE</b>	12	rh	<b>CPU2 PMEM Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>CPU2_PTAG_DONE</b>	13	rh	<b>CPU2 PTAG Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>CPU2_DLMU_DONE</b>	14	rh	<b>CPU2 DLMU memory Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>LMU00_DONE</b>	30	rh	<b>LMU00 Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>LMU10_DONE</b>	31	rh	<b>LMU10 Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1

## Memory Test Unit (MTU)

MTU\_MEMDONE<sub>i</sub> (i=1)

## Memory Test Done Status Register i

(0050<sub>H</sub>+i\*4)Application Reset Value: FFFF FFFF<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MCAN_20_DONE	MCAN_10_DONE	RES29	RES28	RES27	RES26	RES25	RES24	RES23	RES22	RES21	SPU_CONFIG_1_DONE	SPU_CONFIG_0_DONE	SPU_BUFFER_1_DONE	SPU_BUFFER_0_DONE	EMEM_XTM_DONE
rh	rh	r	r	r	r	r	r	r	r	r	rh	rh	rh	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES15	RES14	EMEM1_DONE	EMEM0_DONE	MCDS_DONE	RES10	SADMA_DONE	R8	RES7	RES6	RES5	RES4	CPU1_DMEM1_DONE	CPU0_DMEM1_DONE	RES1	RES0
r	r	rh	rh	rh	r	rh	rh	r	r	r	r	rh	rh	r	r

Field	Bits	Type	Description
RES <sub>z</sub> (z=0-1,4-7,10,14-15,21-29)	z	r	<b>Reserved</b> Reserved. Not used in this product.
CPU0_DMEM1_DONE	2	rh	<b>CPU0 DMEM1 Test Done Status</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled <sup>1)</sup> .
CPU1_DMEM1_DONE	3	rh	<b>CPU1 DMEM1 Test Done Status</b> 0 <sub>B</sub> SSH instance is disabled 1 <sub>B</sub> SSH instance is enabled <sup>2)</sup> .
R8	8	rh	<b>Reserved - Res</b> Reserved. Not used in this product.
SADMA_DONE	9	rh	<b>Safety DMA Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
MCDS_DONE	11	rh	<b>MCDS memory Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
EMEM0_DONE	12	rh	<b>EMEM0 Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
EMEM1_DONE	13	rh	<b>EMEM1 Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
EMEM_XTM_DONE	16	rh	<b>EMEM XTM memory Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
SPU_BUFFER_0_DONE	17	rh	<b>SPU BUFFER0 Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1

## Memory Test Unit (MTU)

Field	Bits	Type	Description
<b>SPU_BUFFER1_DONE</b>	18	rh	<b>SPU BUFFER1 Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>SPU_CONFIG0_DONE</b>	19	rh	<b>SPU CONFIG0 memory Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>SPU_CONFIG1_DONE</b>	20	rh	<b>SPU CONFIG1 memory Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>MCAN10_DONE</b>	30	rh	<b>MCAN10 memory Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>MCAN20_DONE</b>	31	rh	<b>MCAN20 memory Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1

1) Please refer to separate section related to handling of the large DMEM on this device.

2) Please refer to separate section related to handling of the large DMEM on this device.

MTU\_MEMDONE<sub>i</sub> (i=2)

## Memory Test Done Status Register i

(0050<sub>H</sub>+i\*4)Application Reset Value: FFFF FFFF<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>SPU_F FT31_ RAM_ DONE</b>	<b>SPU_F FT30_ RAM_ DONE</b>	<b>SPU_F FT21_ RAM_ DONE</b>	<b>SPU_F FT20_ RAM_ DONE</b>	<b>SPU_F FT11_ RAM_ DONE</b>	<b>SPU_F FT10_ RAM_ DONE</b>	<b>SPU_F FT01_ RAM_ DONE</b>	<b>SPU_F FT00_ RAM_ DONE</b>	<b>RES23</b>	<b>RES22</b>	<b>HSPD M_RA M_DO NE</b>	<b>RES20</b>	<b>GIGET H_TX_ DONE</b>	<b>GIGET H_RX_ DONE</b>	<b>RES17</b>	<b>RES16</b>
rh	rh	rh	rh	rh	rh	rh	rh	r	r	rh	r	rh	rh	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>RES15</b>	<b>SCR_R AMINT_ DONE</b>	<b>SCR_X RAM_ DONE</b>	<b>R12</b>	<b>R11</b>	<b>R10</b>	<b>R9</b>	<b>R8</b>	<b>RES7</b>	<b>ERAY_ MBF0_ DONE</b>	<b>RES5</b>	<b>ERAY_ TBF_I BF0_D ONE</b>	<b>RES3</b>	<b>ERAY_ OBF0_ DONE</b>	<b>RES1</b>	<b>RES0</b>
r	rh	rh	rh	rh	rh	rh	rh	r	rh	r	rh	r	rh	r	r

Field	Bits	Type	Description
<b>RES<sub>z</sub> (z=0-1,3,5,7,15-17,20,22-23)</b>	z	r	<b>Reserved</b> Reserved. Not used in this product.
<b>ERAY_OBF0_DONE</b>	2	rh	<b>ERAY OBF0 Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>ERAY_TBF_IBF0_DONE</b>	4	rh	<b>ERAY TBF IBF0 memory Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1

## Memory Test Unit (MTU)

Field	Bits	Type	Description
<b>ERAY_MBF0_DONE</b>	6	rh	<b>ERAY MBF0 memory Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>R8</b>	8	rh	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R9</b>	9	rh	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R10</b>	10	rh	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R11</b>	11	rh	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R12</b>	12	rh	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>SCR_XRAM_DONE</b>	13	rh	<b>SCR XRAM Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>SCR_RAMINT_DONE</b>	14	rh	<b>SCR Internal RAM Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>GIGETH_RX_DONE</b>	18	rh	<b>Gigabit Ethernet RX memory Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>GIGETH_TX_DONE</b>	19	rh	<b>Gigabit Ethernet TX memory Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>HSPDM_RAM_DONE</b>	21	rh	<b>HDSPDM RAM Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>SPU_FFT00_RAM_DONE</b>	24	rh	<b>SPU FFT00 RAM Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>SPU_FFT01_RAM_DONE</b>	25	rh	<b>SPU FFT01 RAM Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>SPU_FFT10_RAM_DONE</b>	26	rh	<b>SPU FFT10 RAM Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>SPU_FFT11_RAM_DONE</b>	27	rh	<b>SPU FFT11 RAM Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>SPU_FFT20_RAM_DONE</b>	28	rh	<b>SPU FFT20 RAM Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1

## Memory Test Unit (MTU)

Field	Bits	Type	Description
<b>SPU_FFT21_RAM_DONE</b>	29	rh	<b>SPU FFT21 RAM Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>SPU_FFT30_RAM_DONE</b>	30	rh	<b>SPU FFT30 RAM Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>SPU_FFT31_RAM_DONE</b>	31	rh	<b>SPU FFT31 RAM Test Done Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1

## 13.4.5 MEMFDA Implementation

## Memory Test FDA Status Register i

Each bit in one of the memory test done status registers MEMFDA<sub>x</sub> reflects the status of the MSTATUS.FDA bit in the corresponding SSH. See the implementation section for the implemented register bits.

MTU\_MEMFDA<sub>i</sub> (i=0)

## Memory Test FDA Status Register i

(0060<sub>H</sub>+i\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>LMU1_0_FDA</b>	<b>LMU0_0_FDA</b>	<b>RES29</b>	<b>RES28</b>	<b>RES27</b>	<b>RES26</b>	<b>RES25</b>	<b>RES24</b>	<b>RES23</b>	<b>RES22</b>	<b>RES21</b>	<b>RES20</b>	<b>RES19</b>	<b>RES18</b>	<b>RES17</b>	<b>RES16</b>
rh	rh	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>RES15</b>	<b>CPU2_DLMU_FDA</b>	<b>CPU2_PTAG_FDA</b>	<b>CPU2_PMEM_FDA</b>	<b>CPU2_DTAG_FDA</b>	<b>CPU2_DMEN_FDA</b>	<b>CPU1_DLMU_STBY_FDA</b>	<b>CPU1_PTAG_FDA</b>	<b>CPU1_PMEM_FDA</b>	<b>CPU1_DTAG_FDA</b>	<b>CPU1_DMEN_FDA</b>	<b>CPU0_DLMU_STBY_FDA</b>	<b>CPU0_PTAG_FDA</b>	<b>CPU0_PMEM_FDA</b>	<b>CPU0_DTAG_FDA</b>	<b>CPU0_DMEN_FDA</b>
r	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
<b>CPU0_DMEN_FDA</b>	0	rh	<b>CPU0 DMEN Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>RES<sub>z</sub> (z=15-29)</b>	z	r	<b>Reserved</b> Reserved. Not used in this product.
<b>CPU0_DTAG_FDA</b>	1	rh	<b>CPU0 DTAG Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>CPU0_PMEM_FDA</b>	2	rh	<b>CPU0 PMEM Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>CPU0_PTAG_FDA</b>	3	rh	<b>CPU0 PTAG Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1

## Memory Test Unit (MTU)

Field	Bits	Type	Description
<b>CPU0_DLMU_STBY_FDA</b>	4	rh	<b>CPU0 STANDBY DLMU Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>CPU1_DMEM_FDA</b>	5	rh	<b>CPU1 DMEM Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>CPU1_DTAG_FDA</b>	6	rh	<b>CPU1 DTAG Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>CPU1_PMEM_FDA</b>	7	rh	<b>CPU1 PMEM Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>CPU1_PTAG_FDA</b>	8	rh	<b>CPU1 PTAG Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>CPU1_DLMU_STBY_FDA</b>	9	rh	<b>CPU1 STANDBY DLMU Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>CPU2_DMEM_FDA</b>	10	rh	<b>CPU2 DMEM Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>CPU2_DTAG_FDA</b>	11	rh	<b>CPU2 DTAG Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>CPU2_PMEM_FDA</b>	12	rh	<b>CPU2 PMEM Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>CPU2_PTAG_FDA</b>	13	rh	<b>CPU2 PTAG Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>CPU2_DLMU_FDA</b>	14	rh	<b>CPU2 DLMU memory Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>LMU00_FDA</b>	30	rh	<b>LMU00 Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>LMU10_FDA</b>	31	rh	<b>LMU10 Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1

## Memory Test Unit (MTU)

## MTU\_MEMFDAi (i=1)

## Memory Test FDA Status Register i

(0060<sub>H</sub>+i\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MCAN 20_FD A	MCAN 10_FD A	RES29	RES28	RES27	RES26	RES25	RES24	RES23	RES22	RES21	SPU_C ONFIG 1_FDA	SPU_C ONFIG 0_FDA	SPU_B UFFER 1_FDA	SPU_B UFFER 0_FDA	EMEM _XTM_ FDA
rh	rh	r	r	r	r	r	r	r	r	r	rh	rh	rh	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES15	RES14	EMEM 1_FDA	EMEM 0_FDA	MCDS _FDA	RES10	SADM A_FDA	R8	RES7	RES6	RES5	RES4	CPU1_ DMEM 1_FDA	CPU0_ DMEM 1_FDA	RES1	RES0
r	r	rh	rh	rh	r	rh	rh	r	r	r	r	rh	rh	r	r

Field	Bits	Type	Description
RESz (z=0-1,4-7,10,14-15,21-29)	z	r	<b>Reserved</b> Reserved. Not used in this product.
CPU0_DMEM1_FDA	2	rh	<b>CPU0 DMEM1 Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
CPU1_DMEM1_FDA	3	rh	<b>CPU1 DMEM1 Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
R8	8	rh	<b>Reserved - Res</b> Reserved. Not used in this product.
SADMA_FDA	9	rh	<b>Safety DMA Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
MCDS_FDA	11	rh	<b>MCDS memory Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
EMEM0_FDA	12	rh	<b>EMEM0 Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
EMEM1_FDA	13	rh	<b>EMEM1 Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
EMEM_XTM_FDA	16	rh	<b>EMEM XTM memory Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
SPU_BUFFER0_FDA	17	rh	<b>SPU BUFFER0 Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1

## Memory Test Unit (MTU)

Field	Bits	Type	Description
<b>SPU_BUFFER1_FDA</b>	18	rh	<b>SPU BUFFER1 Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>SPU_CONFIG0_FDA</b>	19	rh	<b>SPU CONFIG0 memory Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>SPU_CONFIG1_FDA</b>	20	rh	<b>SPU CONFIG1 memory Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>MCAN10_FDA</b>	30	rh	<b>MCAN10 memory Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>MCAN20_FDA</b>	31	rh	<b>MCAN20 memory Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1

## MTU\_MEMFDAi (i=2)

## Memory Test FDA Status Register i

(0060<sub>H</sub>+i\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>SPU_F FT31_RAM_FDA</b>	<b>SPU_F FT30_RAM_FDA</b>	<b>SPU_F FT21_RAM_FDA</b>	<b>SPU_F FT20_RAM_FDA</b>	<b>SPU_F FT11_RAM_FDA</b>	<b>SPU_F FT10_RAM_FDA</b>	<b>SPU_F FT01_RAM_FDA</b>	<b>SPU_F FT00_RAM_FDA</b>	<b>RES23</b>	<b>RES22</b>	<b>HSPD M_RA M_FD A</b>	<b>RES20</b>	<b>GIGET H_TX_FDA</b>	<b>GIGET H_RX_FDA</b>	<b>RES17</b>	<b>RES16</b>
rh	rh	rh	rh	rh	rh	rh	rh	r	r	rh	r	rh	rh	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>RES15</b>	<b>SCR_R AMINT_FDA</b>	<b>SCR_X RAM_FDA</b>	<b>R12</b>	<b>R11</b>	<b>R10</b>	<b>R9</b>	<b>R8</b>	<b>RES7</b>	<b>ERAY_MBF0_FDA</b>	<b>RES5</b>	<b>ERAY_TBF_IBF0_FDA</b>	<b>RES3</b>	<b>ERAY_OBF0_FDA</b>	<b>RES1</b>	<b>RES0</b>
r	rh	rh	rh	rh	rh	rh	rh	r	rh	r	rh	r	rh	r	r

Field	Bits	Type	Description
<b>RESz (z=0-1,3,5,7,15-17,20,22-23)</b>	z	r	<b>Reserved</b> Reserved. Not used in this product.
<b>ERAY_OBF0_FDA</b>	2	rh	<b>ERAY OBF0 Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>ERAY_TBF_IBF0_FDA</b>	4	rh	<b>ERAY TBF IBF0 memory Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>ERAY_MBF0_FDA</b>	6	rh	<b>ERAY MBF0 memory Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1



## Memory Test Unit (MTU)

Field	Bits	Type	Description
<b>R8</b>	8	rh	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R9</b>	9	rh	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R10</b>	10	rh	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R11</b>	11	rh	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>R12</b>	12	rh	<b>Reserved - Res</b> Reserved. Not used in this product.
<b>SCR_XRAM_FDA</b>	13	rh	<b>SCR XRAM Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>SCR_RAMINT_FDA</b>	14	rh	<b>SCR Internal RAM Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>GIGETH_RX_FDA</b>	18	rh	<b>Gigabit Ethernet RX memory Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>GIGETH_TX_FDA</b>	19	rh	<b>Gigabit Ethernet TX SSH memory Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.DONE = 0 1 <sub>B</sub> SSH MSTATUS.DONE = 1
<b>HSPDM_RAM_FDA</b>	21	rh	<b>HDSPDM RAM Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>SPU_FFT00_RAM_FDA</b>	24	rh	<b>SPU FFT00 RAM Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>SPU_FFT01_RAM_FDA</b>	25	rh	<b>SPU FFT01 RAM Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>SPU_FFT10_RAM_FDA</b>	26	rh	<b>SPU FFT10 RAM Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>SPU_FFT11_RAM_FDA</b>	27	rh	<b>SPU FFT11 RAM Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>SPU_FFT20_RAM_FDA</b>	28	rh	<b>SPU FFT20 RAM Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>SPU_FFT21_RAM_FDA</b>	29	rh	<b>SPU FFT21 RAM Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1

---

Memory Test Unit (MTU)

Field	Bits	Type	Description
<b>SPU_FFT30_RAM_FDA</b>	30	rh	<b>SPU FFT30 RAM Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1
<b>SPU_FFT31_RAM_FDA</b>	31	rh	<b>SPU FFT31 RAM Test FDA Status</b> 0 <sub>B</sub> SSH MSTATUS.FDA = 0 1 <sub>B</sub> SSH MSTATUS.FDA = 1

## Memory Test Unit (MTU)

### 13.5 SSH Instances

The system SRAMs do not all have the same configuration. [Table 62 “SSH instances” on Page 27](#) shows the instance-specific configurations of the SRAM Support Hardware.

The ECC values for all SRAMs are computed only out of the data information\*.

The base address of an SSH instance MCx can be calculated from the MC\_BASE (defined in the platform chapter) as: Base Address of SSH instance x (MCx) = MC\_BASE + x\*0x100

**Table 62 SSH instances**

(MCx) x =	Module	Error Addr Buffer (ETRR) Depth	ECC type	ECC granularity	Mux Factor
0	CPU0_DMEM	5	SECDED	2	16
1	CPU0_DTAG	5	SECDED	2	4
2	CPU0_PMEM	5	SECDED	2	8
3	CPU0_PTAG	5	DED	2	4
4	CPU0_DLMU_STBY	5	SECDED	2	8
5	CPU1_DMEM	5	SECDED	2	16
6	CPU1_DTAG	5	SECDED	2	4
7	CPU1_PMEM	5	SECDED	2	8
8	CPU1_PTAG	5	DED	2	4
9	CPU1_DLMU_STBY	5	SECDED	2	8
10	CPU2_DMEM	5	SECDED	2	16
11	CPU2_DTAG	5	SECDED	2	4
12	CPU2_PMEM	5	SECDED	2	8
13	CPU2_PTAG	5	DED	2	4
14	CPU2_DLMU	5	SECDED	2	8
15	Reserved				
16	Reserved				
17	Reserved				
18	Reserved				
19	Reserved				
20	Reserved				
21	Reserved				
22	Reserved				
23	Reserved				
24	Reserved				
25	Reserved				
26	Reserved				
27	Reserved				
28	Reserved				
29	Reserved				

## Memory Test Unit (MTU)

Table 62 SSH instances (cont'd)

(MCx) x =	Module	Error Addr Buffer (ETRR) Depth	ECC type	ECC granularity	Mux Factor
30	LMU00	5	SECDED	2	8
31	LMU10	5	SECDED	2	8
32	Reserved				
33	Reserved				
34	CPU0_DMEM1	5	SECDED	2	16
35	CPU1_DMEM1	5	SECDED	2	16
36-37	Reserved				
38	Reserved				
39	Reserved				
41	SADMA	5	SECDED	1	4
42	Reserved				
43	MCDS	5	DED	1	4
44	EMEM0	5	SECDED	1	8
45	EMEM1	5	SECDED	1	8
46	Reserved				
47	Reserved				
48	EMEM_XTM	5	SECDED	1	4
49	SPU_BUFFER0	5	SECDED	1	4
50	SPU_BUFFER1	5	SECDED	1	4
51	SPU_CONFIG0	5	SECDED	2	8
52	SPU_CONFIG1	5	SECDED	2	8
53	Reserved				
54	Reserved				
55	Reserved				
56	Reserved				
57	Reserved				
58	Reserved				
59	Reserved				
60	Reserved				
61	<b>Reserved</b>				
62	M_CAN10	5	SECDED	1	16
63	M_CAN20	5	SECDED	1	16
64	Reserved				
65	Reserved				
66	ERAY_OBF0	5	SECDED	1	4
67	Reserved				
68	ERAY_TBF_IBF0	5	SECDED	1	4

## Memory Test Unit (MTU)

Table 62 SSH instances (cont'd)

(MCx) x =	Module	Error Addr Buffer (ETRR) Depth	ECC type	ECC granularity	Mux Factor
69	Reserved				
70	ERAY_MBF0	5	SECDED	1	4
71	Reserved				
77	SCR_XRAM	5	SECDED	2	8
78	SCR_RAMINT	5	SECDED	1	4
79	Reserved				
80	Reserved				
81	Reserved				
82	GIGETH_RX_RAM	5	SECDED	1	4
83	GIGETH_TX_RAM	5	SECDED	1	4
84	Reserved				
85	HSPDM_RAM	5	SECDED	1	8
86- 87	Reserved				
88	SPU_FFT00	5	SECDED	1	4
89	SPU_FFT01	5	SECDED	1	4
90	SPU_FFT10	5	SECDED	1	4
91	SPU_FFT11	5	SECDED	1	4
92	SPU_FFT20	5	SECDED	1	4
93	SPU_FFT21	5	SECDED	1	4
94	SPU_FFT30	5	SECDED	1	4
95	SPU_FFT31	5	SECDED	1	4

## Memory Test Unit (MTU)

### 13.5.1 Ganging for SRAM test and initialization

Whenever an MBIST test or SRAM initialization is started via the MTU/SSH, there is a certain jump in the current consumption, due to the parallel accesses to the SRAM cells during the test or initialization. This current jump is different for the different SRAMs in the product, and depends on the size of the SRAM, the clock frequency e.t.c.

If too many SRAMs are tested or initialized in parallel, it may result in a significant current jump, which may put the device outside of the specified operating conditions. On the other hand, in order to reduce the overall test and/or initialization time, it may be imperative for the application to perform the test or initialization of many SRAMs in parallel.

In order to achieve this trade-off between current jump and test/initialization time - it is advised to partition the available SRAMs into different "Gangs". This is referred to as Ganging. The SRAMs in each Gang are all initialized/tested in parallel - while the Gangs themselves are executed in sequence, one after the other. This ensures that the current jump never exceeds the allowed limits, while at the same time the overall test time is minimized.

Gangs 0-16 are defined for the platform. Depending on the device and the number of implemented SRAMs, the number of gangs needed may be less. The numbering of the gangs is not important and does not signify any order.

In the below ganging tables, a ganging configuration for this product is shown. This assumes a 4-march element (4N) non-destructive test (r,w\*,r\*,w) on a zero-data background (i.e. the SRAM is cleared with ECC-correct zero data). The same gangs may be used for SRAM initialization.

The provided ganging example is ensured to satisfy the specified limitations in current jumps of this device, while at the same time optimizing the overall test time. All implemented SRAMs are considered here. If certain SRAMs are not of interest to a particular application, then the gangs may be modified appropriately.

**Table 63 GANG-0**

MCx(x=)	Module / SRAM
44	EMEM0
62	M_CAN10
63	M_CAN20

**Table 64 GANG-1**

MCx(x=)	Module / SRAM
45	EMEM1

**Table 65 GANG-2**

MCx(x=)	Module / SRAM
34	CPU0_DMEM1
35	CPU1_DMEM1
70	ERAY_MBF0
77	SCR_XRAM

## Memory Test Unit (MTU)

**Table 66** GANG-3

MCx(x=)	Module / SRAM
04	CPU0_DLMU_STBY
30	LMU00
31	LMU10

**Table 67** GANG-4

MCx(x=)	Module / SRAM
00	CPU0_DMEM
05	CPU1_DMEM
85	HSPDM_RAM

**Table 68** GANG-5

MCx(x=)	Module / SRAM
09	CPU1_DLMU_STBY
10	CPU2_DMEM
43	MCDS
51	SPU_CONFIG0
78	SCR_RAMINT
83	GIGETH_TX_RAM

**Table 69** GANG-6

MCx(x=)	Module / SRAM
02	CPU0_PMEM
03	CPU0_PTAG
08	CPU1_PTAG
13	CPU2_PTAG
14	CPU2_DLMU
48	EMEM_XTM
52	SPUCONFIG1

**Table 70** GANG-7

MCx(x=)	Module / SRAM
01	CPU0_DTAG
07	CPU1_PMEM
12	CPU2_PMEM
68	ERAY_TBF_IBF0
82	GIGETH_RX_RAM

## Memory Test Unit (MTU)

**Table 70 GANG-7**

MCx(x=)	Module / SRAM
88	SPU_FFT00
89	SPU_FFT01

**Table 71 GANG-8**

MCx(x=)	Module / SRAM
06	CPU1_DTAG
11	CPU2_DTAG
49	SPU_BUFFER0
50	SPU_BUFFER1
90	SPU_FFT10
91	SPU_FFT11

**Table 72 GANG-9**

MCx(x=)	Module / SRAM
41	SADMA
66	ERAY_OBF0
92	SPU_FFT20
93	SPU_FFT21
94	SPU_FFT30
95	SPU_FFT31

## 13.6 Connectivity

**Table 73 Connections of MTU**

Interface Signals	connects		Description
MTU:CPU0DCMAP	to	cpu_pfi_pfrwb_0:tc162p_dcachemap	CPU dcache mapped indicator per cpu
MTU:CPU1DCMAP	to	cpu_pfi_pfrwb_1:tc162p_dcachemap	CPU dcache mapped indicator per cpu
MTU:CPU2DCMAP	to	cpu_2:tc162p_dcachemap	CPU dcache mapped indicator per cpu
MTU:CPU0PCMAP	to	cpu_pfi_pfrwb_0:tc162p_pcachemap	CPU pcache mapped indicator per cpu
MTU:CPU1PCMAP	to	cpu_pfi_pfrwb_1:tc162p_pcachemap	CPU pcache mapped indicator per cpu
MTU:CPU2PCMAP	to	cpu_2:tc162p_pcachemap	CPU pcache mapped indicator per cpu
MTU:dmu_no_ram_init	from	DMU:MTU_NO_RAMIN	Disable RAM auto-initialization
MTU:scu_hsm_dbg	from	SCU:scu_hsm_dbg	HSM debug enable from SCU



## Memory Test Unit (MTU)

**Table 73 Connections of MTU (cont'd)**

Interface Signals	connects		Description
MTU:sleep_n	from	SCU:scu_syst_sleep_n	Sleep request
MTU:DONE_INT	to	INT:mtu.DONE_INT	MTU Done Service Request
MTU:tcu_hsm_dbg_analysis_en	from	TCU:hsm_debug_mode	HSM debug request from TCU

## 13.7 Revision History

**Table 74 Revision History**

Reference	Change to Previous Version	Comment
<b>V7.4.7</b>		
<a href="#">Page 33</a>	Revision History entries up to V7.4.6 removed.	
<a href="#">Page 30</a> - <a href="#">Page 32</a>	Ganging information updated.	
<a href="#">Page 32</a>	Connectivity information updated.	
<b>V7.4.8</b>		
<a href="#">Page 33</a>	Revision History entries up to V7.4.7 removed.	
<a href="#">Page 9</a>	MEMMAP Reserved (not implemented) bits changed to "read".	
<a href="#">Page 3</a> , <a href="#">Page 16</a> , <a href="#">Page 21</a>	"SADMA" changed to "Safety DMA" in short description of MEMTEST1/9, MEMDONE1/9 and MEMFDA1/9 bit fields.	
<b>V7.4.9</b>		
<a href="#">Page 30</a>	Typo fixed (CPUx_DMEN2 -> CPUx_DMEN1).	
<b>V7.4.10</b>		
–	No functional changes.	
<b>V7.4.11</b>		
–	No functional changes.	
<b>V7.4.12</b>		
–	No functional changes.	
<b>V7.4.13</b>		
<a href="#">Page 12</a>	Wrongly mentioned bit field in MTU_MEMSTATi (i=2) fixed.	

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

# 14 General Purpose I/O Ports and Peripheral I/O Lines (Ports)

This chapter supplements the family documentation with device specific information for TC35x.

## 14.1 TC35x Specific IP Configuration

The Ports configuration (which Port modules are implemented, their width and functionality) is represented by the device specific register set shown in this chapter.

## 14.2 TC35x Specific Register Set

**Table 75 Register Address Space - Pn**

Module	Base Address	End Address	Note
P00	F003A000 <sub>H</sub>	F003A0FF <sub>H</sub>	SPB bus slave interface
P02	F003A200 <sub>H</sub>	F003A2FF <sub>H</sub>	SPB bus slave interface
P10	F003AA00 <sub>H</sub>	F003AAFF <sub>H</sub>	SPB bus slave interface
P11	F003AB00 <sub>H</sub>	F003ABFF <sub>H</sub>	SPB bus slave interface
P12	F003AC00 <sub>H</sub>	F003ACFF <sub>H</sub>	SPB bus slave interface
P14	F003AE00 <sub>H</sub>	F003AEFF <sub>H</sub>	SPB bus slave interface
P15	F003AF00 <sub>H</sub>	F003AFFF <sub>H</sub>	SPB bus slave interface
P20	F003B400 <sub>H</sub>	F003B4FF <sub>H</sub>	SPB bus slave interface
P21	F003B500 <sub>H</sub>	F003B5FF <sub>H</sub>	SPB bus slave interface
P22	F003B600 <sub>H</sub>	F003B6FF <sub>H</sub>	SPB bus slave interface
P23	F003B700 <sub>H</sub>	F003B7FF <sub>H</sub>	SPB bus slave interface
P32	F003C000 <sub>H</sub>	F003C0FF <sub>H</sub>	SPB bus slave interface
P33	F003C100 <sub>H</sub>	F003C1FF <sub>H</sub>	SPB bus slave interface
P34	F003C200 <sub>H</sub>	F003C2FF <sub>H</sub>	SPB bus slave interface

### Register Overview Tables of Pn

**Table 76 Register Overview - P00 (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P00_OUT	Port 00 Output Register	000 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">23</a>
P00_OMR	Port 00 Output Modification Register	004 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">26</a>
P00_ID	Port 00 Identification Register	008 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">31</a>
	Reserved (004 <sub>H</sub> Byte)	00C <sub>H</sub>	BE	BE		
P00_IOCRO	Port 00 Input/Output Control Register 0	010 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">32</a>	<a href="#">32</a>
P00_IOCRA	Port 00 Input/Output Control Register 4	014 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">36</a>	<a href="#">36</a>

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 76 Register Overview - P00 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P00_IOC8	Port 00 Input/Output Control Register 8	018 <sub>H</sub>	U,SV	U,SV,P	See page 39	39
P00_IOC12	Port 00 Input/Output Control Register 12	01C <sub>H</sub>	U,SV	U,SV,P	See page 41	41
	Reserved (004 <sub>H</sub> Byte)	020 <sub>H</sub>	BE	BE		
P00_IN	Port 00 Input Register	024 <sub>H</sub>	U,SV	BE	Application Reset	42
	Reserved (004 <sub>H</sub> Byte) (x=0-5)	028 <sub>H</sub> +x*4	BE	BE		
P00_PDR0	Port 00 Pad Driver Mode Register 0	040 <sub>H</sub>	U,SV	SV,E,P	See page 45	45
P00_PDR1	Port 00 Pad Driver Mode Register 1	044 <sub>H</sub>	U,SV	SV,E,P	See page 50	50
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	048 <sub>H</sub> +x*4	BE	BE		
P00_ESR	Port 00 Emergency Stop Register	050 <sub>H</sub>	U,SV	SV,E,P	Application Reset	52
	Reserved (004 <sub>H</sub> Byte) (x=0-2)	054 <sub>H</sub> +x*4	BE	BE		
P00_PDISC	Port 00 Pin Function Decision Control Register	060 <sub>H</sub>	U,SV	SV,E,P	See page 58	58
P00_PCSR	Port 00 Pin Controller Select Register	064 <sub>H</sub>	U,SV	SV,SE	Application Reset	63
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	068 <sub>H</sub> +x*4	BE	BE		
P00_OMSR0	Port 00 Output Modification Set Register 0	070 <sub>H</sub>	U,SV	U,SV,P	Application Reset	69
P00_OMSR4	Port 00 Output Modification Set Register 4	074 <sub>H</sub>	U,SV	U,SV,P	Application Reset	72
P00_OMSR8	Port 00 Output Modification Set Register 8	078 <sub>H</sub>	U,SV	U,SV,P	Application Reset	74
P00_OMSR12	Port 00 Output Modification Set Register 12	07C <sub>H</sub>	U,SV	U,SV,P	Application Reset	75
P00_OMCR0	Port 00 Output Modification Clear Register 0	080 <sub>H</sub>	U,SV	U,SV,P	Application Reset	76
P00_OMCR4	Port 00 Output Modification Clear Register 4	084 <sub>H</sub>	U,SV	U,SV,P	Application Reset	78
P00_OMCR8	Port 00 Output Modification Clear Register 8	088 <sub>H</sub>	U,SV	U,SV,P	Application Reset	81
P00_OMCR12	Port 00 Output Modification Clear Register 12	08C <sub>H</sub>	U,SV	U,SV,P	Application Reset	82

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 76 Register Overview - P00 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P00_OMSR	Port 00 Output Modification Set Register	090 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">83</a>
P00_OMCR	Port 00 Output Modification Clear Register	094 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">86</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	098 <sub>H</sub> +x*4	BE	BE		
	Reserved (004 <sub>H</sub> Byte) (x=0-13)	0C0 <sub>H</sub> +x*4	BE	BE		
P00_ACCEN1	Port 00 Access Enable Register 1	0F8 <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">92</a>
P00_ACCEN0	Port 00 Access Enable Register 0	0FC <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">94</a>

**Table 77 Register Overview - P02 (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P02_OUT	Port 02 Output Register	000 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">24</a>
P02_OMR	Port 02 Output Modification Register	004 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">28</a>
P02_ID	Port 02 Identification Register	008 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">31</a>
	Reserved (004 <sub>H</sub> Byte)	00C <sub>H</sub>	BE	BE		
P02_IOCRO	Port 02 Input/Output Control Register 0	010 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">32</a>	<a href="#">32</a>
P02_IOCRA	Port 02 Input/Output Control Register 4	014 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">36</a>	<a href="#">36</a>
P02_IOCRA8	Port 02 Input/Output Control Register 8	018 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">39</a>	<a href="#">39</a>
	Reserved (004 <sub>H</sub> Byte)	020 <sub>H</sub>	BE	BE		
P02_IN	Port 02 Input Register	024 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">43</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-5)	028 <sub>H</sub> +x*4	BE	BE		
P02_PDR0	Port 02 Pad Driver Mode Register 0	040 <sub>H</sub>	U,SV	SV,E,P	See page <a href="#">45</a>	<a href="#">45</a>
P02_PDR1	Port 02 Pad Driver Mode Register 1	044 <sub>H</sub>	U,SV	SV,E,P	See page <a href="#">51</a>	<a href="#">51</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	048 <sub>H</sub> +x*4	BE	BE		

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 77 Register Overview - P02 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P02_ESR	Port 02 Emergency Stop Register	050 <sub>H</sub>	U,SV	SV,E,P	Application Reset	<a href="#">54</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-2)	054 <sub>H</sub> +x*4	BE	BE		
P02_PDISC	Port 02 Pin Function Decision Control Register	060 <sub>H</sub>	U,SV	SV,E,P	See page <a href="#">60</a>	<a href="#">60</a>
P02_PCSR	Port 02 Pin Controller Select Register	064 <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">64</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	068 <sub>H</sub> +x*4	BE	BE		
P02_OMSR0	Port 02 Output Modification Set Register 0	070 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">69</a>
P02_OMSR4	Port 02 Output Modification Set Register 4	074 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">72</a>
P02_OMSR8	Port 02 Output Modification Set Register 8	078 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">74</a>
P02_OMCR0	Port 02 Output Modification Clear Register 0	080 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">76</a>
P02_OMCR4	Port 02 Output Modification Clear Register 4	084 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">78</a>
P02_OMCR8	Port 02 Output Modification Clear Register 8	088 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">81</a>
P02_OMSR	Port 02 Output Modification Set Register	090 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">84</a>
P02_OMCR	Port 02 Output Modification Clear Register	094 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">88</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	098 <sub>H</sub> +x*4	BE	BE		
	Reserved (004 <sub>H</sub> Byte) (x=0-13)	0C0 <sub>H</sub> +x*4	BE	BE		
P02_ACCEN1	Port 02 Access Enable Register 1	0F8 <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">92</a>
P02_ACCEN0	Port 02 Access Enable Register 0	0FC <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">94</a>

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 78 Register Overview - P10 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P10_OUT	Port 10 Output Register	000 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">24</a>
P10_OMR	Port 10 Output Modification Register	004 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">28</a>
P10_ID	Port 10 Identification Register	008 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">31</a>
	Reserved (004 <sub>H</sub> Byte)	00C <sub>H</sub>	BE	BE		
P10_IOCRO	Port 10 Input/Output Control Register 0	010 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">32</a>	<a href="#">32</a>
P10_IOCRR4	Port 10 Input/Output Control Register 4	014 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">36</a>	<a href="#">36</a>
P10_IOCRR8	Port 10 Input/Output Control Register 8	018 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">39</a>	<a href="#">39</a>
	Reserved (004 <sub>H</sub> Byte)	020 <sub>H</sub>	BE	BE		
P10_IN	Port 10 Input Register	024 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">43</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-5)	028 <sub>H</sub> +x*4	BE	BE		
P10_PDR0	Port 10 Pad Driver Mode Register 0	040 <sub>H</sub>	U,SV	SV,E,P	See page <a href="#">45</a>	<a href="#">45</a>
P10_PDR1	Port 10 Pad Driver Mode Register 1	044 <sub>H</sub>	U,SV	SV,E,P	See page <a href="#">51</a>	<a href="#">51</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	048 <sub>H</sub> +x*4	BE	BE		
P10_ESR	Port 10 Emergency Stop Register	050 <sub>H</sub>	U,SV	SV,E,P	Application Reset	<a href="#">54</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-2)	054 <sub>H</sub> +x*4	BE	BE		
P10_PDISC	Port 10 Pin Function Decision Control Register	060 <sub>H</sub>	U,SV	SV,E,P	See page <a href="#">60</a>	<a href="#">60</a>
P10_PCSR	Port 10 Pin Controller Select Register	064 <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">64</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	068 <sub>H</sub> +x*4	BE	BE		
P10_OMSR0	Port 10 Output Modification Set Register 0	070 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">69</a>
P10_OMSR4	Port 10 Output Modification Set Register 4	074 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">72</a>
P10_OMSR8	Port 10 Output Modification Set Register 8	078 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">74</a>

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 78 Register Overview - P10 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P10_OMCR0	Port 10 Output Modification Clear Register 0	080 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">76</a>
P10_OMCR4	Port 10 Output Modification Clear Register 4	084 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">78</a>
P10_OMCR8	Port 10 Output Modification Clear Register 8	088 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">81</a>
P10_OMSR	Port 10 Output Modification Set Register	090 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">84</a>
P10_OMCR	Port 10 Output Modification Clear Register	094 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">88</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	098 <sub>H</sub> +x*4	BE	BE		
	Reserved (004 <sub>H</sub> Byte) (x=0-13)	0C0 <sub>H</sub> +x*4	BE	BE		
P10_ACCEN1	Port 10 Access Enable Register 1	0F8 <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">92</a>
P10_ACCEN0	Port 10 Access Enable Register 0	0FC <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">94</a>

**Table 79 Register Overview - P11 (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P11_OUT	Port 11 Output Register	000 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">23</a>
P11_OMR	Port 11 Output Modification Register	004 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">26</a>
P11_ID	Port 11 Identification Register	008 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">31</a>
	Reserved (004 <sub>H</sub> Byte)	00C <sub>H</sub>	BE	BE		
P11_IOCRO	Port 11 Input/Output Control Register 0	010 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">32</a>	<a href="#">32</a>
P11_IOCRA4	Port 11 Input/Output Control Register 4	014 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">36</a>	<a href="#">36</a>
P11_IOCRA8	Port 11 Input/Output Control Register 8	018 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">39</a>	<a href="#">39</a>
P11_IOCRA12	Port 11 Input/Output Control Register 12	01C <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">41</a>	<a href="#">41</a>
	Reserved (004 <sub>H</sub> Byte)	020 <sub>H</sub>	BE	BE		
P11_IN	Port 11 Input Register	024 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">42</a>

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 79 Register Overview - P11 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
	Reserved (004 <sub>H</sub> Byte) (x=0-5)	028 <sub>H</sub> +x*4	BE	BE		
P11_PDR0	Port 11 Pad Driver Mode Register 0	040 <sub>H</sub>	U,SV	SV,E,P	See page 45	45
P11_PDR1	Port 11 Pad Driver Mode Register 1	044 <sub>H</sub>	U,SV	SV,E,P	See page 50	50
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	048 <sub>H</sub> +x*4	BE	BE		
P11_ESR	Port 11 Emergency Stop Register	050 <sub>H</sub>	U,SV	SV,E,P	Application Reset	52
	Reserved (004 <sub>H</sub> Byte) (x=0-2)	054 <sub>H</sub> +x*4	BE	BE		
P11_PDISC	Port 11 Pin Function Decision Control Register	060 <sub>H</sub>	U,SV	SV,E,P	See page 58	58
P11_PCSR	Port 11 Pin Controller Select Register	064 <sub>H</sub>	U,SV	SV,SE	Application Reset	65
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	068 <sub>H</sub> +x*4	BE	BE		
P11_OMSR0	Port 11 Output Modification Set Register 0	070 <sub>H</sub>	U,SV	U,SV,P	Application Reset	69
P11_OMSR4	Port 11 Output Modification Set Register 4	074 <sub>H</sub>	U,SV	U,SV,P	Application Reset	72
P11_OMSR8	Port 11 Output Modification Set Register 8	078 <sub>H</sub>	U,SV	U,SV,P	Application Reset	74
P11_OMSR12	Port 11 Output Modification Set Register 12	07C <sub>H</sub>	U,SV	U,SV,P	Application Reset	75
P11_OMCR0	Port 11 Output Modification Clear Register 0	080 <sub>H</sub>	U,SV	U,SV,P	Application Reset	76
P11_OMCR4	Port 11 Output Modification Clear Register 4	084 <sub>H</sub>	U,SV	U,SV,P	Application Reset	78
P11_OMCR8	Port 11 Output Modification Clear Register 8	088 <sub>H</sub>	U,SV	U,SV,P	Application Reset	81
P11_OMCR12	Port 11 Output Modification Clear Register 12	08C <sub>H</sub>	U,SV	U,SV,P	Application Reset	82
P11_OMSR	Port 11 Output Modification Set Register	090 <sub>H</sub>	U,SV	U,SV,P	Application Reset	83
P11_OMCR	Port 11 Output Modification Clear Register	094 <sub>H</sub>	U,SV	U,SV,P	Application Reset	86
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	098 <sub>H</sub> +x*4	BE	BE		



## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 79 Register Overview - P11 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
	Reserved (004 <sub>H</sub> Byte) (x=0-13)	0C0 <sub>H</sub> +x*4	BE	BE		
P11_ACCEN1	Port 11 Access Enable Register 1	0F8 <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">92</a>
P11_ACCEN0	Port 11 Access Enable Register 0	0FC <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">94</a>

**Table 80 Register Overview - P12 (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P12_OUT	Port 12 Output Register	000 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">25</a>
P12_OMR	Port 12 Output Modification Register	004 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">29</a>
P12_ID	Port 12 Identification Register	008 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">31</a>
	Reserved (004 <sub>H</sub> Byte)	00C <sub>H</sub>	BE	BE		
P12_IOCRO	Port 12 Input/Output Control Register 0	010 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">32</a>	<a href="#">32</a>
	Reserved (004 <sub>H</sub> Byte)	020 <sub>H</sub>	BE	BE		
P12_IN	Port 12 Input Register	024 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">44</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-5)	028 <sub>H</sub> +x*4	BE	BE		
P12_PDR0	Port 12 Pad Driver Mode Register 0	040 <sub>H</sub>	U,SV	SV,E,P	See page <a href="#">49</a>	<a href="#">49</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	048 <sub>H</sub> +x*4	BE	BE		
P12_ESR	Port 12 Emergency Stop Register	050 <sub>H</sub>	U,SV	SV,E,P	Application Reset	<a href="#">55</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-2)	054 <sub>H</sub> +x*4	BE	BE		
P12_PDISC	Port 12 Pin Function Decision Control Register	060 <sub>H</sub>	U,SV	SV,E,P	See page <a href="#">61</a>	<a href="#">61</a>
P12_PCSR	Port 12 Pin Controller Select Register	064 <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">66</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	068 <sub>H</sub> +x*4	BE	BE		
P12_OMSR0	Port 12 Output Modification Set Register 0	070 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">69</a>

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 80 Register Overview - P12 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P12_OMCR0	Port 12 Output Modification Clear Register 0	080 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">76</a>
P12_OMSR	Port 12 Output Modification Set Register	090 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">85</a>
P12_OMCR	Port 12 Output Modification Clear Register	094 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">89</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	098 <sub>H</sub> +x*4	BE	BE		
	Reserved (004 <sub>H</sub> Byte) (x=0-13)	0C0 <sub>H</sub> +x*4	BE	BE		
P12_ACCEN1	Port 12 Access Enable Register 1	0F8 <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">92</a>
P12_ACCEN0	Port 12 Access Enable Register 0	0FC <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">94</a>

**Table 81 Register Overview - P14 (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P14_OUT	Port 14 Output Register	000 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">24</a>
P14_OMR	Port 14 Output Modification Register	004 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">28</a>
P14_ID	Port 14 Identification Register	008 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">31</a>
	Reserved (004 <sub>H</sub> Byte)	00C <sub>H</sub>	BE	BE		
P14_IOCRO	Port 14 Input/Output Control Register 0	010 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">32</a>	<a href="#">32</a>
P14_IOCRA	Port 14 Input/Output Control Register 4	014 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">36</a>	<a href="#">36</a>
P14_IOCR8	Port 14 Input/Output Control Register 8	018 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">39</a>	<a href="#">39</a>
	Reserved (004 <sub>H</sub> Byte)	020 <sub>H</sub>	BE	BE		
P14_IN	Port 14 Input Register	024 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">43</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-5)	028 <sub>H</sub> +x*4	BE	BE		
P14_PDR0	Port 14 Pad Driver Mode Register 0	040 <sub>H</sub>	U,SV	SV,E,P	See page <a href="#">45</a>	<a href="#">45</a>
P14_PDR1	Port 14 Pad Driver Mode Register 1	044 <sub>H</sub>	U,SV	SV,E,P	See page <a href="#">51</a>	<a href="#">51</a>

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 81 Register Overview - P14 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	048 <sub>H</sub> +x* 4	BE	BE		
P14_ESR	Port 14 Emergency Stop Register	050 <sub>H</sub>	U,SV	SV,E,P	Application Reset	<a href="#">54</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-2)	054 <sub>H</sub> +x* 4	BE	BE		
P14_PDISC	Port 14 Pin Function Decision Control Register	060 <sub>H</sub>	U,SV	SV,E,P	See page <a href="#">60</a>	<a href="#">60</a>
P14_PCSR	Port 14 Pin Controller Select Register	064 <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">64</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	068 <sub>H</sub> +x* 4	BE	BE		
P14_OMSR0	Port 14 Output Modification Set Register 0	070 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">69</a>
P14_OMSR4	Port 14 Output Modification Set Register 4	074 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">72</a>
P14_OMSR8	Port 14 Output Modification Set Register 8	078 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">74</a>
P14_OMCR0	Port 14 Output Modification Clear Register 0	080 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">76</a>
P14_OMCR4	Port 14 Output Modification Clear Register 4	084 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">78</a>
P14_OMCR8	Port 14 Output Modification Clear Register 8	088 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">81</a>
P14_OMSR	Port 14 Output Modification Set Register	090 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">84</a>
P14_OMCR	Port 14 Output Modification Clear Register	094 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">88</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	098 <sub>H</sub> +x* 4	BE	BE		
	Reserved (004 <sub>H</sub> Byte) (x=0-13)	0C0 <sub>H</sub> +x* 4	BE	BE		
P14_ACCEN1	Port 14 Access Enable Register 1	0F8 <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">92</a>
P14_ACCEN0	Port 14 Access Enable Register 0	0FC <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">94</a>

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 82 Register Overview - P15 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P15_OUT	Port 15 Output Register	000 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">24</a>
P15_OMR	Port 15 Output Modification Register	004 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">28</a>
P15_ID	Port 15 Identification Register	008 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">31</a>
	Reserved (004 <sub>H</sub> Byte)	00C <sub>H</sub>	BE	BE		
P15_IOCRO	Port 15 Input/Output Control Register 0	010 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">32</a>	<a href="#">32</a>
P15_IOCRR4	Port 15 Input/Output Control Register 4	014 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">36</a>	<a href="#">36</a>
P15_IOCRR8	Port 15 Input/Output Control Register 8	018 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">39</a>	<a href="#">39</a>
	Reserved (004 <sub>H</sub> Byte)	020 <sub>H</sub>	BE	BE		
P15_IN	Port 15 Input Register	024 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">43</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-5)	028 <sub>H</sub> +x*4	BE	BE		
P15_PDR0	Port 15 Pad Driver Mode Register 0	040 <sub>H</sub>	U,SV	SV,E,P	See page <a href="#">45</a>	<a href="#">45</a>
P15_PDR1	Port 15 Pad Driver Mode Register 1	044 <sub>H</sub>	U,SV	SV,E,P	See page <a href="#">51</a>	<a href="#">51</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	048 <sub>H</sub> +x*4	BE	BE		
P15_ESR	Port 15 Emergency Stop Register	050 <sub>H</sub>	U,SV	SV,E,P	Application Reset	<a href="#">54</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-2)	054 <sub>H</sub> +x*4	BE	BE		
P15_PDISC	Port 15 Pin Function Decision Control Register	060 <sub>H</sub>	U,SV	SV,E,P	See page <a href="#">60</a>	<a href="#">60</a>
P15_PCSR	Port 15 Pin Controller Select Register	064 <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">64</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	068 <sub>H</sub> +x*4	BE	BE		
P15_OMSR0	Port 15 Output Modification Set Register 0	070 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">69</a>
P15_OMSR4	Port 15 Output Modification Set Register 4	074 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">72</a>
P15_OMSR8	Port 15 Output Modification Set Register 8	078 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">74</a>

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 82 Register Overview - P15 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P15_OMCR0	Port 15 Output Modification Clear Register 0	080 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">76</a>
P15_OMCR4	Port 15 Output Modification Clear Register 4	084 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">78</a>
P15_OMCR8	Port 15 Output Modification Clear Register 8	088 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">81</a>
P15_OMSR	Port 15 Output Modification Set Register	090 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">84</a>
P15_OMCR	Port 15 Output Modification Clear Register	094 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">88</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	098 <sub>H</sub> +x*4	BE	BE		
	Reserved (004 <sub>H</sub> Byte) (x=0-13)	0C0 <sub>H</sub> +x*4	BE	BE		
P15_ACCEN1	Port 15 Access Enable Register 1	0F8 <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">92</a>
P15_ACCEN0	Port 15 Access Enable Register 0	0FC <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">94</a>

**Table 83 Register Overview - P20 (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P20_OUT	Port 20 Output Register	000 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">23</a>
P20_OMR	Port 20 Output Modification Register	004 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">26</a>
P20_ID	Port 20 Identification Register	008 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">31</a>
	Reserved (004 <sub>H</sub> Byte)	00C <sub>H</sub>	BE	BE		
P20_IOCRO	Port 20 Input/Output Control Register 0	010 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">32</a>	<a href="#">32</a>
P20_IOCRA4	Port 20 Input/Output Control Register 4	014 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">36</a>	<a href="#">36</a>
P20_IOCRA8	Port 20 Input/Output Control Register 8	018 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">39</a>	<a href="#">39</a>
P20_IOCRA12	Port 20 Input/Output Control Register 12	01C <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">41</a>	<a href="#">41</a>
	Reserved (004 <sub>H</sub> Byte)	020 <sub>H</sub>	BE	BE		
P20_IN	Port 20 Input Register	024 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">42</a>

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 83 Register Overview - P20 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
	Reserved (004 <sub>H</sub> Byte) (x=0-5)	028 <sub>H</sub> +x*4	BE	BE		
P20_PDR0	Port 20 Pad Driver Mode Register 0	040 <sub>H</sub>	U,SV	SV,E,P	See page 45	45
P20_PDR1	Port 20 Pad Driver Mode Register 1	044 <sub>H</sub>	U,SV	SV,E,P	See page 50	50
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	048 <sub>H</sub> +x*4	BE	BE		
P20_ESR	Port 20 Emergency Stop Register	050 <sub>H</sub>	U,SV	SV,E,P	Application Reset	52
	Reserved (004 <sub>H</sub> Byte) (x=0-2)	054 <sub>H</sub> +x*4	BE	BE		
P20_PDISC	Port 20 Pin Function Decision Control Register	060 <sub>H</sub>	U,SV	SV,E,P	See page 58	58
P20_PCSR	Port 20 Pin Controller Select Register	064 <sub>H</sub>	U,SV	SV,SE	Application Reset	63
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	068 <sub>H</sub> +x*4	BE	BE		
P20_OMSR0	Port 20 Output Modification Set Register 0	070 <sub>H</sub>	U,SV	U,SV,P	Application Reset	69
P20_OMSR4	Port 20 Output Modification Set Register 4	074 <sub>H</sub>	U,SV	U,SV,P	Application Reset	72
P20_OMSR8	Port 20 Output Modification Set Register 8	078 <sub>H</sub>	U,SV	U,SV,P	Application Reset	74
P20_OMSR12	Port 20 Output Modification Set Register 12	07C <sub>H</sub>	U,SV	U,SV,P	Application Reset	75
P20_OMCR0	Port 20 Output Modification Clear Register 0	080 <sub>H</sub>	U,SV	U,SV,P	Application Reset	76
P20_OMCR4	Port 20 Output Modification Clear Register 4	084 <sub>H</sub>	U,SV	U,SV,P	Application Reset	78
P20_OMCR8	Port 20 Output Modification Clear Register 8	088 <sub>H</sub>	U,SV	U,SV,P	Application Reset	81
P20_OMCR12	Port 20 Output Modification Clear Register 12	08C <sub>H</sub>	U,SV	U,SV,P	Application Reset	82
P20_OMSR	Port 20 Output Modification Set Register	090 <sub>H</sub>	U,SV	U,SV,P	Application Reset	83
P20_OMCR	Port 20 Output Modification Clear Register	094 <sub>H</sub>	U,SV	U,SV,P	Application Reset	86
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	098 <sub>H</sub> +x*4	BE	BE		

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 83 Register Overview - P20 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
	Reserved (004 <sub>H</sub> Byte) (x=0-13)	0C0 <sub>H</sub> +x* 4	BE	BE		
P20_ACCEN1	Port 20 Access Enable Register 1	0F8 <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">92</a>
P20_ACCEN0	Port 20 Access Enable Register 0	0FC <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">94</a>

**Table 84 Register Overview - P21 (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P21_OUT	Port 21 Output Register	000 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">26</a>
P21_OMR	Port 21 Output Modification Register	004 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">30</a>
P21_ID	Port 21 Identification Register	008 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">31</a>
	Reserved (004 <sub>H</sub> Byte)	00C <sub>H</sub>	BE	BE		
P21_IOCRO	Port 21 Input/Output Control Register 0	010 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">32</a>	<a href="#">32</a>
P21_IOCRA	Port 21 Input/Output Control Register 4	014 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">36</a>	<a href="#">36</a>
	Reserved (004 <sub>H</sub> Byte)	020 <sub>H</sub>	BE	BE		
P21_IN	Port 21 Input Register	024 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">44</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-5)	028 <sub>H</sub> +x* 4	BE	BE		
P21_PDR0	Port 21 Pad Driver Mode Register 0	040 <sub>H</sub>	U,SV	SV,E,P	See page <a href="#">45</a>	<a href="#">45</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	048 <sub>H</sub> +x* 4	BE	BE		
P21_ESR	Port 21 Emergency Stop Register	050 <sub>H</sub>	U,SV	SV,E,P	Application Reset	<a href="#">56</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-2)	054 <sub>H</sub> +x* 4	BE	BE		
P21_PDISC	Port 21 Pin Function Decision Control Register	060 <sub>H</sub>	U,SV	SV,E,P	See page <a href="#">62</a>	<a href="#">62</a>
P21_PCSR	Port 21 Pin Controller Select Register	064 <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">67</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	068 <sub>H</sub> +x* 4	BE	BE		

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 84 Register Overview - P21 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P21_OMSR0	Port 21 Output Modification Set Register 0	070 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">69</a>
P21_OMSR4	Port 21 Output Modification Set Register 4	074 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">72</a>
P21_OMCR0	Port 21 Output Modification Clear Register 0	080 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">76</a>
P21_OMCR4	Port 21 Output Modification Clear Register 4	084 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">78</a>
P21_OMSR	Port 21 Output Modification Set Register	090 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">86</a>
P21_OMCR	Port 21 Output Modification Clear Register	094 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">90</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	098 <sub>H</sub> +x*4	BE	BE		
P21_LPCR <sub>x</sub>	Port 21 LVDS Pad Control Register x	0A0 <sub>H</sub> +x*4	U,SV	SV,E,P	See page <a href="#">90</a>	<a href="#">90</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-13)	0C0 <sub>H</sub> +x*4	BE	BE		
P21_ACCEN1	Port 21 Access Enable Register 1	0F8 <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">92</a>
P21_ACCEN0	Port 21 Access Enable Register 0	0FC <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">94</a>

**Table 85 Register Overview - P22 (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P22_OUT	Port 22 Output Register	000 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">26</a>
P22_OMR	Port 22 Output Modification Register	004 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">30</a>
P22_ID	Port 22 Identification Register	008 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">31</a>
	Reserved (004 <sub>H</sub> Byte)	00C <sub>H</sub>	BE	BE		
P22_IOCRO	Port 22 Input/Output Control Register 0	010 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">32</a>	<a href="#">32</a>
P22_IOCRR4	Port 22 Input/Output Control Register 4	014 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">36</a>	<a href="#">36</a>
	Reserved (004 <sub>H</sub> Byte)	020 <sub>H</sub>	BE	BE		
P22_IN	Port 22 Input Register	024 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">44</a>



## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 85 Register Overview - P22 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
	Reserved (004 <sub>H</sub> Byte) (x=0-5)	028 <sub>H</sub> +x* 4	BE	BE		
P22_PDR0	Port 22 Pad Driver Mode Register 0	040 <sub>H</sub>	U,SV	SV,E,P	See page 45	45
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	048 <sub>H</sub> +x* 4	BE	BE		
P22_ESR	Port 22 Emergency Stop Register	050 <sub>H</sub>	U,SV	SV,E,P	Application Reset	57
	Reserved (004 <sub>H</sub> Byte) (x=0-2)	054 <sub>H</sub> +x* 4	BE	BE		
P22_PDISC	Port 22 Pin Function Decision Control Register	060 <sub>H</sub>	U,SV	SV,E,P	See page 62	62
P22_PCSR	Port 22 Pin Controller Select Register	064 <sub>H</sub>	U,SV	SV,SE	Application Reset	67
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	068 <sub>H</sub> +x* 4	BE	BE		
P22_OMSR0	Port 22 Output Modification Set Register 0	070 <sub>H</sub>	U,SV	U,SV,P	Application Reset	69
P22_OMSR4	Port 22 Output Modification Set Register 4	074 <sub>H</sub>	U,SV	U,SV,P	Application Reset	72
P22_OMCR0	Port 22 Output Modification Clear Register 0	080 <sub>H</sub>	U,SV	U,SV,P	Application Reset	76
P22_OMCR4	Port 22 Output Modification Clear Register 4	084 <sub>H</sub>	U,SV	U,SV,P	Application Reset	78
P22_OMSR	Port 22 Output Modification Set Register	090 <sub>H</sub>	U,SV	U,SV,P	Application Reset	86
P22_OMCR	Port 22 Output Modification Clear Register	094 <sub>H</sub>	U,SV	U,SV,P	Application Reset	90
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	098 <sub>H</sub> +x* 4	BE	BE		
	Reserved (004 <sub>H</sub> Byte) (x=0-13)	0C0 <sub>H</sub> +x* 4	BE	BE		
P22_ACCEN1	Port 22 Access Enable Register 1	0F8 <sub>H</sub>	U,SV	SV,SE	Application Reset	92
P22_ACCEN0	Port 22 Access Enable Register 0	0FC <sub>H</sub>	U,SV	SV,SE	Application Reset	94

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 86 Register Overview - P23 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P23_OUT	Port 23 Output Register	000 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">26</a>
P23_OMR	Port 23 Output Modification Register	004 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">30</a>
P23_ID	Port 23 Identification Register	008 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">32</a>
	Reserved (004 <sub>H</sub> Byte)	00C <sub>H</sub>	BE	BE		
P23_IOCRO	Port 23 Input/Output Control Register 0	010 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">35</a>	<a href="#">35</a>
P23_IOCRR4	Port 23 Input/Output Control Register 4	014 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">36</a>	<a href="#">36</a>
	Reserved (004 <sub>H</sub> Byte)	020 <sub>H</sub>	BE	BE		
P23_IN	Port 23 Input Register	024 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">44</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-5)	028 <sub>H</sub> +x*4	BE	BE		
P23_PDR0	Port 23 Pad Driver Mode Register 0	040 <sub>H</sub>	U,SV	SV,E,P	See page <a href="#">45</a>	<a href="#">45</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	048 <sub>H</sub> +x*4	BE	BE		
P23_ESR	Port 23 Emergency Stop Register	050 <sub>H</sub>	U,SV	SV,E,P	Application Reset	<a href="#">57</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-2)	054 <sub>H</sub> +x*4	BE	BE		
P23_PDISC	Port 23 Pin Function Decision Control Register	060 <sub>H</sub>	U,SV	SV,E,P	See page <a href="#">62</a>	<a href="#">62</a>
P23_PCSR	Port 23 Pin Controller Select Register	064 <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">67</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	068 <sub>H</sub> +x*4	BE	BE		
P23_OMSR0	Port 23 Output Modification Set Register 0	070 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">71</a>
P23_OMSR4	Port 23 Output Modification Set Register 4	074 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">72</a>
P23_OMCR0	Port 23 Output Modification Clear Register 0	080 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">77</a>
P23_OMCR4	Port 23 Output Modification Clear Register 4	084 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">78</a>
P23_OMSR	Port 23 Output Modification Set Register	090 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">86</a>

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 86 Register Overview - P23 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P23_OMCR	Port 23 Output Modification Clear Register	094 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">90</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	098 <sub>H</sub> +x*4	BE	BE		
	Reserved (004 <sub>H</sub> Byte) (x=0-13)	0C0 <sub>H</sub> +x*4	BE	BE		
P23_ACCEN1	Port 23 Access Enable Register 1	0F8 <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">93</a>
P23_ACCEN0	Port 23 Access Enable Register 0	0FC <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">96</a>

**Table 87 Register Overview - P32 (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P32_OUT	Port 32 Output Register	000 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">26</a>
P32_OMR	Port 32 Output Modification Register	004 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">30</a>
P32_ID	Port 32 Identification Register	008 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">32</a>
	Reserved (004 <sub>H</sub> Byte)	00C <sub>H</sub>	BE	BE		
P32_IOCRO	Port 32 Input/Output Control Register 0	010 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">35</a>	<a href="#">35</a>
P32_IOCRA	Port 32 Input/Output Control Register 4	014 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">38</a>	<a href="#">38</a>
	Reserved (004 <sub>H</sub> Byte)	020 <sub>H</sub>	BE	BE		
P32_IN	Port 32 Input Register	024 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">44</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-5)	028 <sub>H</sub> +x*4	BE	BE		
P32_PDR0	Port 32 Pad Driver Mode Register 0	040 <sub>H</sub>	U,SV	SV,E,P	See page <a href="#">48</a>	<a href="#">48</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	048 <sub>H</sub> +x*4	BE	BE		
P32_ESR	Port 32 Emergency Stop Register	050 <sub>H</sub>	U,SV	SV,E,P	Application Reset	<a href="#">57</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-2)	054 <sub>H</sub> +x*4	BE	BE		
P32_PDISC	Port 32 Pin Function Decision Control Register	060 <sub>H</sub>	U,SV	SV,E,P	See page <a href="#">62</a>	<a href="#">62</a>

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 87 Register Overview - P32 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P32_PCSR	Port 32 Pin Controller Select Register	064 <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">67</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	068 <sub>H</sub> +x*4	BE	BE		
P32_OMSR0	Port 32 Output Modification Set Register 0	070 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">71</a>
P32_OMSR4	Port 32 Output Modification Set Register 4	074 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">73</a>
P32_OMCR0	Port 32 Output Modification Clear Register 0	080 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">77</a>
P32_OMCR4	Port 32 Output Modification Clear Register 4	084 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">80</a>
P32_OMSR	Port 32 Output Modification Set Register	090 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">86</a>
P32_OMCR	Port 32 Output Modification Clear Register	094 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">90</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	098 <sub>H</sub> +x*4	BE	BE		
	Reserved (004 <sub>H</sub> Byte) (x=0-13)	0C0 <sub>H</sub> +x*4	BE	BE		
P32_ACCEN1	Port 32 Access Enable Register 1	0F8 <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">93</a>
P32_ACCEN0	Port 32 Access Enable Register 0	0FC <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">96</a>

**Table 88 Register Overview - P33 (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P33_OUT	Port 33 Output Register	000 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">23</a>
P33_OMR	Port 33 Output Modification Register	004 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">26</a>
P33_ID	Port 33 Identification Register	008 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">32</a>
	Reserved (004 <sub>H</sub> Byte)	00C <sub>H</sub>	BE	BE		
P33_IOCRO	Port 33 Input/Output Control Register 0	010 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">35</a>	<a href="#">35</a>
P33_IOCRA	Port 33 Input/Output Control Register 4	014 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">38</a>	<a href="#">38</a>

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 88 Register Overview - P33 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P33_IOC8	Port 33 Input/Output Control Register 8	018 <sub>H</sub>	U,SV	U,SV,P	See page 39	39
P33_IOC12	Port 33 Input/Output Control Register 12	01C <sub>H</sub>	U,SV	U,SV,P	See page 41	41
	Reserved (004 <sub>H</sub> Byte)	020 <sub>H</sub>	BE	BE		
P33_IN	Port 33 Input Register	024 <sub>H</sub>	U,SV	BE	Application Reset	42
	Reserved (004 <sub>H</sub> Byte) (x=0-5)	028 <sub>H</sub> +x*4	BE	BE		
P33_PDR0	Port 33 Pad Driver Mode Register 0	040 <sub>H</sub>	U,SV	SV,E,P	See page 48	48
P33_PDR1	Port 33 Pad Driver Mode Register 1	044 <sub>H</sub>	U,SV	SV,E,P	See page 50	50
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	048 <sub>H</sub> +x*4	BE	BE		
P33_ESR	Port 33 Emergency Stop Register	050 <sub>H</sub>	U,SV	SV,E,P	Application Reset	58
	Reserved (004 <sub>H</sub> Byte) (x=0-2)	054 <sub>H</sub> +x*4	BE	BE		
P33_PDISC	Port 33 Pin Function Decision Control Register	060 <sub>H</sub>	U,SV	SV,E,P	See page 58	58
P33_PCSR	Port 33 Pin Controller Select Register	064 <sub>H</sub>	U,SV	SV,SE	Application Reset	68
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	068 <sub>H</sub> +x*4	BE	BE		
P33_OMSR0	Port 33 Output Modification Set Register 0	070 <sub>H</sub>	U,SV	U,SV,P	Application Reset	71
P33_OMSR4	Port 33 Output Modification Set Register 4	074 <sub>H</sub>	U,SV	U,SV,P	Application Reset	73
P33_OMSR8	Port 33 Output Modification Set Register 8	078 <sub>H</sub>	U,SV	U,SV,P	Application Reset	74
P33_OMSR12	Port 33 Output Modification Set Register 12	07C <sub>H</sub>	U,SV	U,SV,P	Application Reset	75
P33_OMCR0	Port 33 Output Modification Clear Register 0	080 <sub>H</sub>	U,SV	U,SV,P	Application Reset	77
P33_OMCR4	Port 33 Output Modification Clear Register 4	084 <sub>H</sub>	U,SV	U,SV,P	Application Reset	80
P33_OMCR8	Port 33 Output Modification Clear Register 8	088 <sub>H</sub>	U,SV	U,SV,P	Application Reset	81
P33_OMCR12	Port 33 Output Modification Clear Register 12	08C <sub>H</sub>	U,SV	U,SV,P	Application Reset	82

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 88 Register Overview - P33 (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P33_OMSR	Port 33 Output Modification Set Register	090 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">83</a>
P33_OMCR	Port 33 Output Modification Clear Register	094 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">86</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	098 <sub>H</sub> +x*4	BE	BE		
	Reserved (004 <sub>H</sub> Byte) (x=0-13)	0C0 <sub>H</sub> +x*4	BE	BE		
P33_ACCEN1	Port 33 Access Enable Register 1	0F8 <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">93</a>
P33_ACCEN0	Port 33 Access Enable Register 0	0FC <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">96</a>

**Table 89 Register Overview - P34 (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P34_OUT	Port 34 Output Register	000 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">25</a>
P34_OMR	Port 34 Output Modification Register	004 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">29</a>
P34_ID	Port 34 Identification Register	008 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">32</a>
	Reserved (004 <sub>H</sub> Byte)	00C <sub>H</sub>	BE	BE		
P34_IOCRO	Port 34 Input/Output Control Register 0	010 <sub>H</sub>	U,SV	U,SV,P	See page <a href="#">35</a>	<a href="#">35</a>
	Reserved (004 <sub>H</sub> Byte)	020 <sub>H</sub>	BE	BE		
P34_IN	Port 34 Input Register	024 <sub>H</sub>	U,SV	BE	Application Reset	<a href="#">44</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-5)	028 <sub>H</sub> +x*4	BE	BE		
P34_PDR0	Port 34 Pad Driver Mode Register 0	040 <sub>H</sub>	U,SV	SV,E,P	See page <a href="#">49</a>	<a href="#">49</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	048 <sub>H</sub> +x*4	BE	BE		
P34_ESR	Port 34 Emergency Stop Register	050 <sub>H</sub>	U,SV	SV,E,P	Application Reset	<a href="#">55</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-2)	054 <sub>H</sub> +x*4	BE	BE		
P34_PDISC	Port 34 Pin Function Decision Control Register	060 <sub>H</sub>	U,SV	SV,E,P	See page <a href="#">61</a>	<a href="#">61</a>

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 89 Register Overview - P34 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
P34_PCSR	Port 34 Pin Controller Select Register	064 <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">69</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	068 <sub>H</sub> +x*4	BE	BE		
P34_OMSR0	Port 34 Output Modification Set Register 0	070 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">71</a>
P34_OMCR0	Port 34 Output Modification Clear Register 0	080 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">77</a>
P34_OMSR	Port 34 Output Modification Set Register	090 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">85</a>
P34_OMCR	Port 34 Output Modification Clear Register	094 <sub>H</sub>	U,SV	U,SV,P	Application Reset	<a href="#">89</a>
	Reserved (004 <sub>H</sub> Byte) (x=0-1)	098 <sub>H</sub> +x*4	BE	BE		
	Reserved (004 <sub>H</sub> Byte) (x=0-13)	0C0 <sub>H</sub> +x*4	BE	BE		
P34_ACCEN1	Port 34 Access Enable Register 1	0F8 <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">93</a>
P34_ACCEN0	Port 34 Access Enable Register 0	0FC <sub>H</sub>	U,SV	SV,SE	Application Reset	<a href="#">96</a>

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

### 14.3 Pn Registers

#### 14.3.1 SPB bus slave interface

##### Port 00 Output Register

The port output register determines the value of a GPIO pin when it is selected by Pn\_IOC Rx as output. Writing a 0 to a Pn\_OUT.Px (x = 0-15) bit position delivers a low level at the corresponding output pin. A high level is output when the corresponding bit is written with a 1. Note that the bits of Pn\_OUT.Px can be individually set or cleared by writing appropriate values into the port output modification set register Pn\_OMSR or port output modification clear register Pn\_OMCR, respectively. The Pn\_OUT.Px bits can also be set, cleared or toggled with register Pn\_OMR within the same write operation.

##### P00\_OUT

**Port 00 Output Register** (000<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

##### P11\_OUT

**Port 11 Output Register** (000<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

##### P20\_OUT

**Port 20 Output Register** (000<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

##### P33\_OUT

**Port 33 Output Register** (000<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P15	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0
rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh

Field	Bits	Type	Description
Px (x=0-15)	x	rwh	<b>Output Bit x</b> This bit determines the level at the output pin Pn.x if the output is selected as GPIO output. Pn.x can also be set or cleared by control bits of the Pn_OMSR, Pn_OMCR or Pn_OMR registers. 0 <sub>B</sub> The output level of Pn.x is 0. 1 <sub>B</sub> The output level of Pn.x is 1.
0	31:16	r	<b>Reserved</b> Read as 0; should be written with 0.



## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 90 Access Mode Restrictions sorted by descending priority**Applies to **P00\_OUT**Applies to **P11\_OUT**Applies to **P20\_OUT**Applies to **P33\_OUT**

Mode Name	Access Mode		Description
Master enabled in ACCEN	rwh	Px (x=0-15)	write access for enabled masters
Otherwise (default)	rh	Px (x=0-15)	

**P02\_OUT****Port 02 Output Register** (000<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>****P10\_OUT****Port 10 Output Register** (000<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>****P14\_OUT****Port 14 Output Register** (000<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>****P15\_OUT****Port 15 Output Register** (000<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0
r	r	r	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh

Field	Bits	Type	Description
<b>Px (x=0-11)</b>	x	rwh	<b>Output Bit x</b> This bit determines the level at the output pin Pn.x if the output is selected as GPIO output. Pn.x can also be set or cleared by control bits of the Pn_OMSR, Pn_OMCR or Pn_OMR registers. 0 <sub>B</sub> The output level of Pn.x is 0. 1 <sub>B</sub> The output level of Pn.x is 1.
<b>0</b>	15, 14, 13, 12, 31:16	r	<b>Reserved</b> Read as 0; should be written with 0.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 91 Access Mode Restrictions sorted by descending priority**Applies to **P02\_OUT**Applies to **P10\_OUT**Applies to **P14\_OUT**Applies to **P15\_OUT**

Mode Name	Access Mode		Description
Master enabled in ACCEN	rwh	Px (x=0-11)	write access for enabled masters
Otherwise (default)	rh	Px (x=0-11)	

**P12\_OUT****Port 12 Output Register**(000<sub>H</sub>)**Application Reset Value: 0000 0000<sub>H</sub>****P34\_OUT****Port 34 Output Register**(000<sub>H</sub>)**Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
							r								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	P3	P2	P1	P0
r	r	r	r	r	r	r	r	r	r	r	r	rwh	rwh	rwh	rwh

Field	Bits	Type	Description
<b>Px (x=0-3)</b>	x	rwh	<b>Output Bit x</b> This bit determines the level at the output pin Pn.x if the output is selected as GPIO output. Pn.x can also be set or cleared by control bits of the Pn_OMSR, Pn_OMCR or Pn_OMR registers. 0 <sub>B</sub> The output level of Pn.x is 0. 1 <sub>B</sub> The output level of Pn.x is 1.
<b>0</b>	15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 31:16	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 92 Access Mode Restrictions sorted by descending priority**Applies to **P12\_OUT**Applies to **P34\_OUT**

Mode Name	Access Mode		Description
Master enabled in ACCEN	rwh	Px (x=0-3)	write access for enabled masters
Otherwise (default)	rh	Px (x=0-3)	

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**P21\_OUT**

Port 21 Output Register

(000<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>**P22\_OUT**

Port 22 Output Register

(000<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>**P23\_OUT**

Port 23 Output Register

(000<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>**P32\_OUT**

Port 32 Output Register

(000<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	P7	P6	P5	P4	P3	P2	P1	P0
r	r	r	r	r	r	r	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh

Field	Bits	Type	Description
<b>Px (x=0-7)</b>	x	rwh	<b>Output Bit x</b> This bit determines the level at the output pin Pn.x if the output is selected as GPIO output. Pn.x can also be set or cleared by control bits of the Pn_OMSR, Pn_OMCR or Pn_OMR registers. 0 <sub>B</sub> The output level of Pn.x is 0. 1 <sub>B</sub> The output level of Pn.x is 1.
<b>0</b>	15, 14, 13, 12, 11, 10, 9, 8, 31:16	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 93 Access Mode Restrictions sorted by descending priority**Applies to **P21\_OUT**Applies to **P22\_OUT**Applies to **P23\_OUT**Applies to **P32\_OUT**

Mode Name	Access Mode		Description
Master enabled in ACCEN	rwh	Px (x=0-7)	write access for enabled masters
Otherwise (default)	rh	Px (x=0-7)	

**Port 00 Output Modification Register**

The port output modification register contains control bits that make it possible to individually set, clear or toggle the logic state of a single port line by manipulating the output register.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**P00\_OMR**Port 00 Output Modification Register (004<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**P11\_OMR**Port 11 Output Modification Register (004<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**P20\_OMR**Port 20 Output Modification Register (004<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**P33\_OMR**Port 33 Output Modification Register (004<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>PCL15</b>	<b>PCL14</b>	<b>PCL13</b>	<b>PCL12</b>	<b>PCL11</b>	<b>PCL10</b>	<b>PCL9</b>	<b>PCL8</b>	<b>PCL7</b>	<b>PCL6</b>	<b>PCL5</b>	<b>PCL4</b>	<b>PCL3</b>	<b>PCL2</b>	<b>PCL1</b>	<b>PCL0</b>
w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>PS15</b>	<b>PS14</b>	<b>PS13</b>	<b>PS12</b>	<b>PS11</b>	<b>PS10</b>	<b>PS9</b>	<b>PS8</b>	<b>PS7</b>	<b>PS6</b>	<b>PS5</b>	<b>PS4</b>	<b>PS3</b>	<b>PS2</b>	<b>PS1</b>	<b>PS0</b>
w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0

Field	Bits	Type	Description
<b>PSx (x=0-15)</b>	x	w0	<b>Set Bit x</b> Setting this bit will set or toggle the corresponding bit in the port output register Pn_OUT. Read as 0. The function of this bit is shown in <a href="#">Table 95</a> . 0 <sub>B</sub> No operation 1 <sub>B</sub> Sets or toggles Pn_OUT.Px.
<b>PCLx (x=0-15)</b>	x+16	w0	<b>Clear Bit x</b> Setting this bit will clear or toggle the corresponding bit in the port output register Pn_OUT. Read as 0. The function of this bit is shown in <a href="#">Table 95</a> . 0 <sub>B</sub> No operation 1 <sub>B</sub> Clears or toggles Pn_OUT.Px.

**Table 94 Access Mode Restrictions sorted by descending priority**Applies to [P00\\_OMR](#)Applies to [P11\\_OMR](#)Applies to [P20\\_OMR](#)Applies to [P33\\_OMR](#)

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=0-15), PSx (x=0-15)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=0-15), PSx (x=0-15)	

**Note:** Register Pn\_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0. One 8 or 16-bits write behaves as a 32-bit write padded with zeros.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 95 Function of the Bits PCLx and PSx

PCLx	PSx	Function
0	0	Bit Pn_OUT.Px is not changed.
0	1	Bit Pn_OUT.Px is set.
1	0	Bit Pn_OUT.Px is reset.
1	1	Bit Pn_OUT.Px is toggled.

## P02\_OMR

Port 02 Output Modification Register (004<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>

## P10\_OMR

Port 10 Output Modification Register (004<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>

## P14\_OMR

Port 14 Output Modification Register (004<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>

## P15\_OMR

Port 15 Output Modification Register (004<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	PCL11	PCL10	PCL9	PCL8	PCL7	PCL6	PCL5	PCL4	PCL3	PCL2	PCL1	PCL0
r	r	r	r	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	PS11	PS10	PS9	PS8	PS7	PS6	PS5	PS4	PS3	PS2	PS1	PS0
r	r	r	r	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0

Field	Bits	Type	Description
PSx (x=0-11)	x	w0	<b>Set Bit x</b> Setting this bit will set or toggle the corresponding bit in the port output register Pn_OUT. Read as 0. The function of this bit is shown in <a href="#">Table 95</a> . 0 <sub>B</sub> No operation 1 <sub>B</sub> Sets or toggles Pn_OUT.Px.
PCLx (x=0-11)	x+16	w0	<b>Clear Bit x</b> Setting this bit will clear or toggle the corresponding bit in the port output register Pn_OUT. Read as 0. The function of this bit is shown in <a href="#">Table 95</a> . 0 <sub>B</sub> No operation 1 <sub>B</sub> Clears or toggles Pn_OUT.Px.
0	15, 14, 13, 12, 31, 30, 29, 28	r	<b>Reserved</b> Read as 0; should be written with 0.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 96 Access Mode Restrictions sorted by descending priority**Applies to **P02\_OMR**Applies to **P10\_OMR**Applies to **P14\_OMR**Applies to **P15\_OMR**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=0-11), PSx (x=0-11)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=0-11), PSx (x=0-11)	

**P12\_OMR****Port 12 Output Modification Register****(004<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P34\_OMR****Port 34 Output Modification Register****(004<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	PCL3	PCL2	PCL1	PCL0
r	r	r	r	r	r	r	r	r	r	r	r	w0	w0	w0	w0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	PS3	PS2	PS1	PS0
r	r	r	r	r	r	r	r	r	r	r	r	w0	w0	w0	w0

Field	Bits	Type	Description
<b>PSx (x=0-3)</b>	x	w0	<b>Set Bit x</b> Setting this bit will set or toggle the corresponding bit in the port output register Pn_OUT. Read as 0. The function of this bit is shown in <b>Table 95</b> . 0 <sub>B</sub> No operation 1 <sub>B</sub> Sets or toggles Pn_OUT.Px.
<b>PCLx (x=0-3)</b>	x+16	w0	<b>Clear Bit x</b> Setting this bit will clear or toggle the corresponding bit in the port output register Pn_OUT. Read as 0. The function of this bit is shown in <b>Table 95</b> . 0 <sub>B</sub> No operation 1 <sub>B</sub> Clears or toggles Pn_OUT.Px.
<b>0</b>	15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20	r	<b>Reserved</b> Read as 0; should be written with 0.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 97 Access Mode Restrictions sorted by descending priority**Applies to **P12\_OMR**Applies to **P34\_OMR**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=0-3), PSx (x=0-3)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=0-3), PSx (x=0-3)	

**P21\_OMR****Port 21 Output Modification Register (004<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P22\_OMR****Port 22 Output Modification Register (004<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P23\_OMR****Port 23 Output Modification Register (004<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P32\_OMR****Port 32 Output Modification Register (004<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	PCL7	PCL6	PCL5	PCL4	PCL3	PCL2	PCL1	PCL0
r	r	r	r	r	r	r	r	w0	w0	w0	w0	w0	w0	w0	w0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	PS7	PS6	PS5	PS4	PS3	PS2	PS1	PS0
r	r	r	r	r	r	r	r	w0	w0	w0	w0	w0	w0	w0	w0

Field	Bits	Type	Description
<b>PSx (x=0-7)</b>	x	w0	<b>Set Bit x</b> Setting this bit will set or toggle the corresponding bit in the port output register Pn_OUT. Read as 0. The function of this bit is shown in <a href="#">Table 95</a> . 0 <sub>B</sub> No operation 1 <sub>B</sub> Sets or toggles Pn_OUT.Px.
<b>PCLx (x=0-7)</b>	x+16	w0	<b>Clear Bit x</b> Setting this bit will clear or toggle the corresponding bit in the port output register Pn_OUT. Read as 0. The function of this bit is shown in <a href="#">Table 95</a> . 0 <sub>B</sub> No operation 1 <sub>B</sub> Clears or toggles Pn_OUT.Px.
<b>0</b>	15, 14, 13, 12, 11, 10, 9, 8, 31, 30, 29, 28, 27, 26, 25, 24	r	<b>Reserved</b> Read as 0; should be written with 0.


## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 98 Access Mode Restrictions sorted by descending priority**Applies to **P21\_OMR**Applies to **P22\_OMR**Applies to **P23\_OMR**Applies to **P32\_OMR**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=0-7), PSx (x=0-7)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=0-7), PSx (x=0-7)	

**Port 00 Identification Register**

The module Identification Register ID contains read-only information about the module version.

**P00\_ID****Port 00 Identification Register** (008<sub>H</sub>) **Application Reset Value: 00C8 C0XX<sub>H</sub>****P02\_ID****Port 02 Identification Register** (008<sub>H</sub>) **Application Reset Value: 00C8 C0XX<sub>H</sub>****P10\_ID****Port 10 Identification Register** (008<sub>H</sub>) **Application Reset Value: 00C8 C0XX<sub>H</sub>****P11\_ID****Port 11 Identification Register** (008<sub>H</sub>) **Application Reset Value: 00C8 C0XX<sub>H</sub>****P12\_ID****Port 12 Identification Register** (008<sub>H</sub>) **Application Reset Value: 00C8 C0XX<sub>H</sub>****P14\_ID****Port 14 Identification Register** (008<sub>H</sub>) **Application Reset Value: 00C8 C0XX<sub>H</sub>****P15\_ID****Port 15 Identification Register** (008<sub>H</sub>) **Application Reset Value: 00C8 C0XX<sub>H</sub>****P20\_ID****Port 20 Identification Register** (008<sub>H</sub>) **Application Reset Value: 00C8 C0XX<sub>H</sub>****P21\_ID****Port 21 Identification Register** (008<sub>H</sub>) **Application Reset Value: 00C8 C0XX<sub>H</sub>****P22\_ID****Port 22 Identification Register** (008<sub>H</sub>) **Application Reset Value: 00C8 C0XX<sub>H</sub>**

Field	Bits	Type	Description
<b>MODREV</b>	7:0	r	<b>Module Revision Number</b> This bit field indicates the revision number of the TC35x module (01 <sub>H</sub> = first revision).



## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
<b>MODTYPE</b>	15:8	r	<b>Module Type</b> This bit field is C0 <sub>H</sub> . It defines a 32-bit module
<b>MODNUMBER</b>	31:16	r	<b>Module Number</b> This bit field defines the module identification number. The value for the Ports module is 00C8 <sub>H</sub>

### P23\_ID

Port 23 Identification Register (008<sub>H</sub>) Application Reset Value: 00C8 C0XX<sub>H</sub>

### P32\_ID


Port 32 Identification Register (008<sub>H</sub>) Application Reset Value: 00C8 C0XX<sub>H</sub>

### P33\_ID

Port 33 Identification Register (008<sub>H</sub>) Application Reset Value: 00C8 C0XX<sub>H</sub>

### P34\_ID

Port 34 Identification Register (008<sub>H</sub>) Application Reset Value: 00C8 C0XX<sub>H</sub>



Field	Bits	Type	Description
<b>MODREV</b>	7:0	r	<b>Module Revision Number</b> This bit field indicates the revision number of the TC35x module (01 <sub>H</sub> = first revision).
<b>MODTYPE</b>	15:8	r	<b>Module Type</b> This bit field is C0 <sub>H</sub> . It defines a 32-bit module
<b>MODNUMBER</b>	31:16	r	<b>Module Number</b> This bit field defines the module identification number. The value for the Ports module is 00C8 <sub>H</sub>

## Port 00 Input/Output Control Register 0

The port input/output control registers select the digital output and input driver functionality and characteristics of a GPIO port pin. Port direction (input or output), pull-up, pull-down, or no pull devices for inputs, and push-pull or open-drain functionality for outputs can be selected by the corresponding bit fields PC<sub>x</sub> (x = 0-15). Each 32-bit wide port input/output control register controls four GPIO port lines:

Register Pn\_IOCRO controls the Pn.[3:0] port lines

Register Pn\_IOCRA controls the Pn.[7:4] port lines

Register Pn\_IOCRR controls the Pn.[11:8] port lines

Register Pn\_IOCRL controls the Pn.[15:12] port lines

The structure with one control bit field for each port pin located in different register bytes offers the possibility to configure the port pin functionality of a single pin with byte-oriented accesses without accessing the other PC<sub>x</sub> bit fields.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

The reset values of 1010 1010<sub>H</sub> and 0000 0000<sub>H</sub> for Pn\_IOC Rx registers represents input pull-up and no input pull device (tri-state mode) being activated, respectively. The switching of the intended mode of the device is controlled by HWCFG6. When a cold reset is activated and HWCFG6=1, the port pins except P33.8, P40 and P41 are set to input pull-up mode, P33.8, P40 and P41 are in tri-state mode as long as PORST is activated. If HWCFG6=0, the pins have the default state of tri-state mode. The pad state can also be configured by software through PMSWCR5.TRISTREQ bit. In the event of a warm reset or wake-up from standby mode, PMSWCR5.TRISTREQ is not affected by reset, hence Pn\_IOC Rx registers have the reset values configured as per the last state of the TRISTREQ bit.

*Note: In LVDS (RX and TX) operation the IOC R register of both pins of the LVDS pair must be configured as output, i.e. 1xxxx<sub>B</sub>. This ensures that the pull devices are disconnected and don't interfere with LVDS operation.*

Register Pn\_IOC R0 controls the Pn.[3:0] port lines

<b>P00_IOC R0</b>		
<b>Port 00 Input/Output Control Register 0</b>	<b>(010<sub>H</sub>)</b>	<b>Reset Value: Table 100</b>
<b>P02_IOC R0</b>		
<b>Port 02 Input/Output Control Register 0</b>	<b>(010<sub>H</sub>)</b>	<b>Reset Value: Table 100</b>
<b>P10_IOC R0</b>		
<b>Port 10 Input/Output Control Register 0</b>	<b>(010<sub>H</sub>)</b>	<b>Reset Value: Table 100</b>
<b>P11_IOC R0</b>		
<b>Port 11 Input/Output Control Register 0</b>	<b>(010<sub>H</sub>)</b>	<b>Reset Value: Table 100</b>
<b>P12_IOC R0</b>		
<b>Port 12 Input/Output Control Register 0</b>	<b>(010<sub>H</sub>)</b>	<b>Reset Value: Table 100</b>
<b>P14_IOC R0</b>		
<b>Port 14 Input/Output Control Register 0</b>	<b>(010<sub>H</sub>)</b>	<b>Reset Value: Table 100</b>
<b>P15_IOC R0</b>		
<b>Port 15 Input/Output Control Register 0</b>	<b>(010<sub>H</sub>)</b>	<b>Reset Value: Table 100</b>
<b>P20_IOC R0</b>		
<b>Port 20 Input/Output Control Register 0</b>	<b>(010<sub>H</sub>)</b>	<b>Reset Value: Table 100</b>
<b>P21_IOC R0</b>		
<b>Port 21 Input/Output Control Register 0</b>	<b>(010<sub>H</sub>)</b>	<b>Reset Value: Table 100</b>
<b>P22_IOC R0</b>		
<b>Port 22 Input/Output Control Register 0</b>	<b>(010<sub>H</sub>)</b>	<b>Reset Value: Table 100</b>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>PC3</b>						<b>0</b>		<b>PC2</b>						<b>0</b>	
rw						r		rw						r	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>PC1</b>						<b>0</b>		<b>PC0</b>						<b>0</b>	
rw						r		rw						r	

Field	Bits	Type	Description
<b>PCx (x=0-3)</b>	8*x+7:8*x+3	rw	<b>Port Control for Pin x</b> This bit field defines the Port n line x functionality according to <a href="#">Table 101</a> .

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
0	26:24, 18:16, 10:8, 2:0	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 99 Access Mode Restrictions sorted by descending priority**

Applies to **P00\_IOCR0**

Applies to **P02\_IOCR0**

Applies to **P10\_IOCR0**

Applies to **P11\_IOCR0**

Applies to **P12\_IOCR0**

Applies to **P14\_IOCR0**

Applies to **P15\_IOCR0**

Applies to **P20\_IOCR0**

Applies to **P21\_IOCR0**

Applies to **P22\_IOCR0**

Mode Name	Access Mode		Description
Master enabled in ACCEN	rw	PCx (x=0-3)	write access for enabled masters
Otherwise (default)	r	PCx (x=0-3)	

**Table 100 Reset Values**

Applies to **P00\_IOCR0**

Applies to **P02\_IOCR0**

Applies to **P10\_IOCR0**

Applies to **P11\_IOCR0**

Applies to **P12\_IOCR0**

Applies to **P14\_IOCR0**

Applies to **P15\_IOCR0**

Applies to **P20\_IOCR0**

Applies to **P21\_IOCR0**

Applies to **P22\_IOCR0**

Reset Type	Reset Value	Note
Application Reset	0000 0000 <sub>H</sub>	HWCFG6 is 0 (tri-state mode)
Application Reset	1010 1010 <sub>H</sub>	HWCFG6 is 1 (input pull-up mode)

## Port Control Coding

**Table 101** describes the coding of the PCx bit fields that determine the port line functionality.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 101 PCx Coding

PCx[4:0]	I/O	Characteristics	Selected Pull-up / Pull-down / Selected Output Function
0XX00 <sub>B</sub>	Input	–	No input pull device connected, tri-state mode
0XX01 <sub>B</sub>			Input pull-down device connected
0XX10 <sub>B</sub>			Input pull-up device connected <sup>1)</sup>
0XX11 <sub>B</sub>			No input pull device connected, tri-state mode
10000 <sub>B</sub>	Output	Push-pull	General-purpose output
10001 <sub>B</sub>			Alternate output function 1
10010 <sub>B</sub>			Alternate output function 2
10011 <sub>B</sub>			Alternate output function 3
10100 <sub>B</sub>			Alternate output function 4
10101 <sub>B</sub>			Alternate output function 5
10110 <sub>B</sub>			Alternate output function 6
10111 <sub>B</sub>			Alternate output function 7
11000 <sub>B</sub>		Open-drain	General-purpose output
11001 <sub>B</sub>			Alternate output function 1
11010 <sub>B</sub>			Alternate output function 2
11011 <sub>B</sub>			Alternate output function 3
11100 <sub>B</sub>			Alternate output function 4
11101 <sub>B</sub>			Alternate output function 5
11110 <sub>B</sub>			Alternate output function 6
11111 <sub>B</sub>			Alternate output function 7

1) This is the default pull device setting after reset for powertrain applications.

## P23\_IOCRO

Port 23 Input/Output Control Register 0 (010<sub>H</sub>)

Reset Value: Table 103

## P32\_IOCRO

Port 32 Input/Output Control Register 0 (010<sub>H</sub>)

Reset Value: Table 103

## P33\_IOCRO

Port 33 Input/Output Control Register 0 (010<sub>H</sub>)

Reset Value: Table 103

## P34\_IOCRO

Port 34 Input/Output Control Register 0 (010<sub>H</sub>)

Reset Value: Table 103

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PC3					0	PC2					0				
rw					r	rw					r				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PC1					0	PC0					0				
rw					r	rw					r				

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
<b>PCx (x=0-3)</b>	8*x+7:8*x+3	rw	<b>Port Control for Pin x</b> This bit field defines the Port n line x functionality according to <a href="#">Table 101</a> .
<b>0</b>	26:24, 18:16, 10:8, 2:0	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 102 Access Mode Restrictions sorted by descending priority**

Applies to [P23\\_IOCR0](#)

Applies to [P32\\_IOCR0](#)

Applies to [P33\\_IOCR0](#)

Applies to [P34\\_IOCR0](#)

Mode Name	Access Mode		Description
Master enabled in ACCEN	rw	PCx (x=0-3)	write access for enabled masters
Otherwise (default)	r	PCx (x=0-3)	

**Table 103 Reset Values**

Applies to [P23\\_IOCR0](#)

Applies to [P32\\_IOCR0](#)

Applies to [P33\\_IOCR0](#)

Applies to [P34\\_IOCR0](#)

Reset Type	Reset Value	Note
Application Reset	0000 0000 <sub>H</sub>	HWCFG6 is 0 (tri-state mode)
Application Reset	1010 1010 <sub>H</sub>	HWCFG6 is 1 (input pull-up mode)

### Port 00 Input/Output Control Register 4

Register Pn\_IOCR4 controls the Pn.[7:4] port lines

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**P00\_IOC4****Port 00 Input/Output Control Register 4** (014<sub>H</sub>)**Reset Value:** [Table 105](#)**P02\_IOC4****Port 02 Input/Output Control Register 4** (014<sub>H</sub>)**Reset Value:** [Table 105](#)**P10\_IOC4****Port 10 Input/Output Control Register 4** (014<sub>H</sub>)**Reset Value:** [Table 105](#)**P11\_IOC4****Port 11 Input/Output Control Register 4** (014<sub>H</sub>)**Reset Value:** [Table 105](#)**P14\_IOC4****Port 14 Input/Output Control Register 4** (014<sub>H</sub>)**Reset Value:** [Table 105](#)**P15\_IOC4****Port 15 Input/Output Control Register 4** (014<sub>H</sub>)**Reset Value:** [Table 105](#)**P20\_IOC4****Port 20 Input/Output Control Register 4** (014<sub>H</sub>)**Reset Value:** [Table 105](#)**P21\_IOC4****Port 21 Input/Output Control Register 4** (014<sub>H</sub>)**Reset Value:** [Table 105](#)**P22\_IOC4****Port 22 Input/Output Control Register 4** (014<sub>H</sub>)**Reset Value:** [Table 105](#)**P23\_IOC4****Port 23 Input/Output Control Register 4** (014<sub>H</sub>)**Reset Value:** [Table 105](#)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>PC7</b>						<b>0</b>		<b>PC6</b>						<b>0</b>	
rw						r		rw						r	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>PC5</b>						<b>0</b>		<b>PC4</b>						<b>0</b>	
rw						r		rw						r	

Field	Bits	Type	Description
<b>PCx (x=4-7)</b>	8*x-25:8*x-29	rw	<b>Port Control for Port 00 Pin x</b> This bit field defines the Port n line x functionality according to <a href="#">Table 101</a> .
<b>0</b>	26:24, 18:16, 10:8, 2:0	r	<b>Reserved</b> Read as 0; should be written with 0.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 104 Access Mode Restrictions sorted by descending priority**
Applies to **P00\_IOC4**Applies to **P02\_IOC4**Applies to **P10\_IOC4**Applies to **P11\_IOC4**Applies to **P14\_IOC4**Applies to **P15\_IOC4**Applies to **P20\_IOC4**Applies to **P21\_IOC4**Applies to **P22\_IOC4**Applies to **P23\_IOC4**

Mode Name	Access Mode		Description
Master enabled in ACCEN	rw	PCx (x=4-7)	write access for enabled masters
Otherwise (default)	r	PCx (x=4-7)	

**Table 105 Reset Values**
Applies to **P00\_IOC4**Applies to **P02\_IOC4**Applies to **P10\_IOC4**Applies to **P11\_IOC4**Applies to **P14\_IOC4**Applies to **P15\_IOC4**Applies to **P20\_IOC4**Applies to **P21\_IOC4**Applies to **P22\_IOC4**Applies to **P23\_IOC4**

Reset Type	Reset Value	Note
Application Reset	0000 0000 <sub>H</sub>	HWCFG6 is 0 (tri-state mode)
Application Reset	1010 1010 <sub>H</sub>	HWCFG6 is 1 (input pull-up mode)

**P32\_IOC4**
**Port 32 Input/Output Control Register 4 (014<sub>H</sub>)**
Reset Value: **Table 107**
**P33\_IOC4**
**Port 33 Input/Output Control Register 4 (014<sub>H</sub>)**
Reset Value: **Table 107**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>PC7</b>						<b>0</b>	<b>PC6</b>						<b>0</b>		
rw						r	rw						r		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>PC5</b>						<b>0</b>	<b>PC4</b>						<b>0</b>		
rw						r	rw						r		

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
<b>PCx (x=4-7)</b>	8*x-25:8*x-29	rw	<b>Port Control for Port 32 Pin x</b> This bit field defines the Port n line x functionality according to <a href="#">Table 101</a> .
<b>0</b>	26:24, 18:16, 10:8, 2:0	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 106 Access Mode Restrictions sorted by descending priority**

Applies to [P32\\_IOCRR4](#)

Applies to [P33\\_IOCRR4](#)

Mode Name	Access Mode		Description
Master enabled in ACCEN	rw	PCx (x=4-7)	write access for enabled masters
Otherwise (default)	r	PCx (x=4-7)	

**Table 107 Reset Values**

Applies to [P32\\_IOCRR4](#)

Applies to [P33\\_IOCRR4](#)

Reset Type	Reset Value	Note
Application Reset	0000 0000 <sub>H</sub>	HWCFG6 is 0 (tri-state mode)
Application Reset	1010 1010 <sub>H</sub>	HWCFG6 is 1 (input pull-up mode)

### Port 00 Input/Output Control Register 8

Register Pn\_IOCRR8 controls the Pn.[11:8] port lines



## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

<b>P00_IOCR8</b>		
Port 00 Input/Output Control Register 8	(018 <sub>H</sub> )	Reset Value: <a href="#">Table 109</a>
<b>P02_IOCR8</b>		
Port 02 Input/Output Control Register 8	(018 <sub>H</sub> )	Reset Value: <a href="#">Table 109</a>
<b>P10_IOCR8</b>		
Port 10 Input/Output Control Register 8	(018 <sub>H</sub> )	Reset Value: <a href="#">Table 109</a>
<b>P11_IOCR8</b>		
Port 11 Input/Output Control Register 8	(018 <sub>H</sub> )	Reset Value: <a href="#">Table 109</a>
<b>P14_IOCR8</b>		
Port 14 Input/Output Control Register 8	(018 <sub>H</sub> )	Reset Value: <a href="#">Table 109</a>
<b>P15_IOCR8</b>		
Port 15 Input/Output Control Register 8	(018 <sub>H</sub> )	Reset Value: <a href="#">Table 109</a>
<b>P20_IOCR8</b>		
Port 20 Input/Output Control Register 8	(018 <sub>H</sub> )	Reset Value: <a href="#">Table 109</a>
<b>P33_IOCR8</b>		
Port 33 Input/Output Control Register 8	(018 <sub>H</sub> )	Reset Value: <a href="#">Table 110</a>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PC11				0				PC10				0			
rw				r				rw				r			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PC9				0				PC8				0			
rw				r				rw				r			

Field	Bits	Type	Description
<b>PCx (x=8-11)</b>	8*x-57:8*x-61	rw	<b>Port Control for Port 00 Pin x</b> This bit field defines the Port n line x functionality according to <a href="#">Table 101</a> .
<b>0</b>	26:24, 18:16, 10:8, 2:0	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 108 Access Mode Restrictions sorted by descending priority**Applies to [P00\\_IOCR8](#)Applies to [P02\\_IOCR8](#)Applies to [P10\\_IOCR8](#)Applies to [P11\\_IOCR8](#)Applies to [P14\\_IOCR8](#)Applies to [P15\\_IOCR8](#)Applies to [P20\\_IOCR8](#)Applies to [P33\\_IOCR8](#)

Mode Name	Access Mode		Description
Master enabled in ACCEN	rw	PCx (x=8-11)	write access for enabled masters
Otherwise (default)	r	PCx (x=8-11)	

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 109 Reset Values variant 1**Applies to **P00\_IOCR8**Applies to **P02\_IOCR8**Applies to **P10\_IOCR8**Applies to **P11\_IOCR8**Applies to **P14\_IOCR8**Applies to **P15\_IOCR8**Applies to **P20\_IOCR8**

Reset Type	Reset Value	Note
Application Reset	0000 0000 <sub>H</sub>	HWCFG6 is 0 (tri-state mode)
Application Reset	1010 1010 <sub>H</sub>	HWCFG6 is 1 (input pull-up mode)

**Table 110 Reset Values of **P33\_IOCR8****

Reset Type	Reset Value	Note
Application Reset	0000 0000 <sub>H</sub>	HWCFG6 is 0 (tri-state mode)
Application Reset	1010 1000 <sub>H</sub>	HWCFG6 is 1 (input pull-up mode)

**Port 00 Input/Output Control Register 12**

Register Pn\_IOCR12 controls the Pn.[15:12] port lines

**P00\_IOCR12****Port 00 Input/Output Control Register 12** (01C<sub>H</sub>) **Reset Value: Table 112****P11\_IOCR12****Port 11 Input/Output Control Register 12** (01C<sub>H</sub>) **Reset Value: Table 112****P20\_IOCR12****Port 20 Input/Output Control Register 12** (01C<sub>H</sub>) **Reset Value: Table 112****P33\_IOCR12****Port 33 Input/Output Control Register 12** (01C<sub>H</sub>) **Reset Value: Table 112**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>PC15</b>				<b>0</b>				<b>PC14</b>				<b>0</b>			
rw				r				rw				r			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>PC13</b>				<b>0</b>				<b>PC12</b>				<b>0</b>			
rw				r				rw				r			

Field	Bits	Type	Description
<b>PCx (x=12-15)</b>	8*x-89:8*x-93	rw	<b>Port Control for Port 00 Pin x</b> This bit field defines the Port n line x functionality according to <b>Table 101</b> .
<b>0</b>	26:24, 18:16, 10:8, 2:0	r	<b>Reserved</b> Read as 0; should be written with 0.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 111 Access Mode Restrictions sorted by descending priority**

Applies to **P00\_IOC12**

Applies to **P11\_IOC12**

Applies to **P20\_IOC12**

Applies to **P33\_IOC12**

Mode Name	Access Mode		Description
Master enabled in ACCEN	rw	PCx (x=12-15)	write access for enabled masters
Otherwise (default)	r	PCx (x=12-15)	

**Table 112 Reset Values**

Applies to **P00\_IOC12**

Applies to **P11\_IOC12**

Applies to **P20\_IOC12**

Applies to **P33\_IOC12**

Reset Type	Reset Value	Note
Application Reset	0000 0000 <sub>H</sub>	HWCFG6 is 0 (tri-state mode)
Application Reset	1010 1010 <sub>H</sub>	HWCFG6 is 1 (input pull-up mode)

### Port 00 Input Register

The logic level of a GPIO pin can be read via the read-only port input register Pn\_IN. Reading the Pn\_IN register always returns the current logical value at the GPIO pin independently whether the pin is selected as input or output.

#### P00\_IN

**Port 00 Input Register** (024<sub>H</sub>) **Application Reset Value: 0000 XXXX<sub>H</sub>**

#### P11\_IN

**Port 11 Input Register** (024<sub>H</sub>) **Application Reset Value: 0000 XXXX<sub>H</sub>**

#### P20\_IN

**Port 20 Input Register** (024<sub>H</sub>) **Application Reset Value: 0000 XXXX<sub>H</sub>**

#### P33\_IN

**Port 33 Input Register** (024<sub>H</sub>) **Application Reset Value: 0000 XXXX<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P15	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
<b>Px (x=0-15)</b>	x	rh	<b>Input Bit x</b> This bit indicates the level at the input pin Pn.x. 0 <sub>B</sub> The input level of Pn.x is 0. 1 <sub>B</sub> The input level of Pn.x is 1.
<b>0</b>	31:16	r	<b>Reserved</b> Read as 0.

**P02\_IN****Port 02 Input Register****(024<sub>H</sub>)****Application Reset Value: 0000 0XXX<sub>H</sub>****P10\_IN****Port 10 Input Register****(024<sub>H</sub>)****Application Reset Value: 0000 0XXX<sub>H</sub>****P14\_IN****Port 14 Input Register****(024<sub>H</sub>)****Application Reset Value: 0000 0XXX<sub>H</sub>****P15\_IN****Port 15 Input Register****(024<sub>H</sub>)****Application Reset Value: 0000 0XXX<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
							r								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0
r	r	r	r	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
<b>Px (x=0-11)</b>	x	rh	<b>Input Bit x</b> This bit indicates the level at the input pin Pn.x. 0 <sub>B</sub> The input level of Pn.x is 0. 1 <sub>B</sub> The input level of Pn.x is 1.
<b>0</b>	15, 14, 13, 12, 31:16	r	<b>Reserved</b> Read as 0; should be written with 0.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

## P12\_IN

Port 12 Input Register

(024<sub>H</sub>)Application Reset Value: 0000 000X<sub>H</sub>

## P34\_IN

Port 34 Input Register

(024<sub>H</sub>)Application Reset Value: 0000 000X<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	P3	P2	P1	P0
r	r	r	r	r	r	r	r	r	r	r	r	rh	rh	rh	rh

Field	Bits	Type	Description
Px (x=0-3)	x	rh	<b>Input Bit x</b> This bit indicates the level at the input pin Pn.x. 0 <sub>B</sub> The input level of Pn.x is 0. 1 <sub>B</sub> The input level of Pn.x is 1.
0	15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 31:16	r	<b>Reserved</b> Read as 0; should be written with 0.

## P21\_IN

Port 21 Input Register

(024<sub>H</sub>)Application Reset Value: 0000 00XX<sub>H</sub>

## P22\_IN

Port 22 Input Register

(024<sub>H</sub>)Application Reset Value: 0000 00XX<sub>H</sub>

## P23\_IN

Port 23 Input Register

(024<sub>H</sub>)Application Reset Value: 0000 00XX<sub>H</sub>

## P32\_IN

Port 32 Input Register

(024<sub>H</sub>)Application Reset Value: 0000 00XX<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	P7	P6	P5	P4	P3	P2	P1	P0
r	r	r	r	r	r	r	r	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
Px (x=0-7)	x	rh	<b>Input Bit x</b> This bit indicates the level at the input pin Pn.x. 0 <sub>B</sub> The input level of Pn.x is 0. 1 <sub>B</sub> The input level of Pn.x is 1.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
0	15, 14, 13, 12, 11, 10, 9, 8, 31:16	r	<b>Reserved</b> Read as 0; should be written with 0.

## Port 00 Pad Driver Mode Register 0

P00\_PDR0

Port 00 Pad Driver Mode Register 0 (040<sub>H</sub>) Reset Value: [Table 114](#)

P02\_PDR0

Port 02 Pad Driver Mode Register 0 (040<sub>H</sub>) Reset Value: [Table 114](#)

P10\_PDR0

Port 10 Pad Driver Mode Register 0 (040<sub>H</sub>) Reset Value: [Table 114](#)

P11\_PDR0

Port 11 Pad Driver Mode Register 0 (040<sub>H</sub>) Reset Value: [Table 114](#)

P14\_PDR0

Port 14 Pad Driver Mode Register 0 (040<sub>H</sub>) Reset Value: [Table 114](#)

P15\_PDR0

Port 15 Pad Driver Mode Register 0 (040<sub>H</sub>) Reset Value: [Table 114](#)

P20\_PDR0

Port 20 Pad Driver Mode Register 0 (040<sub>H</sub>) Reset Value: [Table 114](#)

P21\_PDR0

Port 21 Pad Driver Mode Register 0 (040<sub>H</sub>) Reset Value: [Table 114](#)

P22\_PDR0

Port 22 Pad Driver Mode Register 0 (040<sub>H</sub>) Reset Value: [Table 114](#)

P23\_PDR0

Port 23 Pad Driver Mode Register 0 (040<sub>H</sub>) Reset Value: [Table 114](#)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PL7	PD7	PL6	PD6	PL5	PD5	PL4	PD4								
rw	rw	rw	rw	rw	rw	rw	rw								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PL3	PD3	PL2	PD2	PL1	PD1	PL0	PD0								
rw	rw	rw	rw	rw	rw	rw	rw								

Field	Bits	Type	Description
PDx (x=0-7)	4*x+1:4*x	rw	Pad Driver Mode for Pin x
PLx (x=0-7)	4*x+3:4*x+2	rw	Pad Level Selection for Pin x

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 113 Access Mode Restrictions sorted by descending priority**

Applies to **P00\_PDR0**

Applies to **P02\_PDR0**

Applies to **P10\_PDR0**

Applies to **P11\_PDR0**

Applies to **P14\_PDR0**

Applies to **P15\_PDR0**

Applies to **P20\_PDR0**

Applies to **P21\_PDR0**

Applies to **P22\_PDR0**

Applies to **P23\_PDR0**

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	PDx (x=0-7), PLx (x=0-7)	write access for enabled masters
Otherwise (default)	r	PDx (x=0-7), PLx (x=0-7)	

**Table 114 Reset Values**

Applies to **P00\_PDR0**

Applies to **P02\_PDR0**

Applies to **P10\_PDR0**

Applies to **P11\_PDR0**

Applies to **P14\_PDR0**

Applies to **P15\_PDR0**

Applies to **P20\_PDR0**

Applies to **P21\_PDR0**

Applies to **P22\_PDR0**

Applies to **P23\_PDR0**

Reset Type	Reset Value	Note
After SSW execution	2222 2222 <sub>H</sub>	Initial value in largest package
After SSW execution	---- ---- <sub>H</sub>	Initial value package dependent

### Output Characteristics

The pad structure of the GPIO lines offers the possibility to select the output driver strength and the slew rate. These two parameters are controlled by the PDx bit fields in the pad driver mode registers Pn\_PDR0/1 for output modes. The available modes depend on the respective pad type.

**Table 115 Pad Driver Mode Selection for RFast Pads**

PDx.1	PDx.0	Speed Grade	Driver Setting
0	0	1	Strong driver, sharp edge ("ss")
0	1	2	Strong driver, medium edge ("sm")
1	0	3	Medium driver ("m")
1	1	4	RGMI driver.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 116 Pad Driver Mode Selection for Fast Pads**

PDx.1	PDx.0	Speed Grade	Driver Setting
0	0	1	Strong driver, sharp edge ("ss")
0	1	2	Strong driver, medium edge ("sm")
1	0	3	Medium driver ("m")
1	1	4	TC39x A-Step: Medium driver ("m") Else: Reserved when operating as output. When operating as input see below "Pad Level Selection for Input Function".

**Table 117 Pad Driver Mode Selection for Slow Pads**

PDx.1	PDx.0	Speed Grade	Driver Setting
X	0	1	Medium driver, sharp edge ("sm") <sup>1)</sup>
X	1	2	Medium driver ("m")

1) This setting is marked "sm" as the electrical characteristics are identical to the strong driver medium edge setting. The Data Sheet contains also only common "sm" tables.

*Note:* The Data Sheet describes the DC characteristics of all pad classes.

### TTL/Automotive Input Selection

The input function can operate with different VIH and VIL levels depending on the pad supply voltage, the pad type and the selection done by the PLx bits of the Pn\_PDRx as of [Table 118](#). PLx.1 changes additionally the pull-up and pull-down resistors.

**Table 118 Pad Level Selection for Input Function**

PLx.1	PLx.0	Input Levels
0	X	Automotive level "AL".
1	0	TTL level for 5V pad supply. Degraded TTL level used for CIF when pad supply is 3.3V
1	1	TTL level for 3.3V pad supply.
X	X	Only for pads with RGMII input buffer (marked "RGMII_Input" in the pinning table): <ul style="list-style-type: none"> <li>when PDx.1=1 and PDx.0=1 the input level RGMII is selected.</li> <li>for other PDx values the input level is determined by PLx as for all other pads (first three rows of this table).</li> </ul>

### LVDS

The default CMOS mode can be switched to LVDS mode in LVDS pads through the LPCRx register.

### Pad Driver Mode Registers

This is the general description of the PDR registers. Each port contains its own specific PDR registers, described additionally at each port, that can contain between one and eight PDx fields for PDR0 and PDR1 registers, respectively. Each PDx field controls 1 pin. For coding of PDx, see [Table 115](#), [Table 116](#) and [Table 117](#). Similarly, each PLx bit controls 1 pin. For coding of PLx, see [Table 118](#).



## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

The boot software configures the reset value of Pn\_PDR0 and Pn\_PDR1 registers from 0000 0000<sub>H</sub> to 2222 2222<sub>H</sub> except for analog ports and if the package doesn't make any of the related pins available. The resulting value depends on the implemented port width. The documented value is valid for the largest package.

### P32\_PDR0

Port 32 Pad Driver Mode Register 0

(040<sub>H</sub>)

Reset Value: [Table 120](#)

### P33\_PDR0

Port 33 Pad Driver Mode Register 0

(040<sub>H</sub>)

Reset Value: [Table 120](#)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PL7		PD7		PL6		PD6		PL5		PD5		PL4		PD4	
rw		rw		rw		rw		rw		rw		rw		rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PL3		PD3		PL2		PD2		PL1		PD1		PL0		PD0	
rw		rw		rw		rw		rw		rw		rw		rw	

Field	Bits	Type	Description
PDx (x=0-7)	4*x+1:4*x	rw	Pad Driver Mode for Pin x
PLx (x=0-7)	4*x+3:4*x+2	rw	Pad Level Selection for Pin x

**Table 119 Access Mode Restrictions sorted by descending priority**

Applies to [P32\\_PDR0](#)

Applies to [P33\\_PDR0](#)

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	PDx (x=0-7), PLx (x=0-7)	write access for enabled masters
Otherwise (default)	r	PDx (x=0-7), PLx (x=0-7)	

**Table 120 Reset Values**

Applies to [P32\\_PDR0](#)

Applies to [P33\\_PDR0](#)

Reset Type	Reset Value	Note
After SSW execution	2222 2222 <sub>H</sub>	Initial value in largest package
After SSW execution	---- ---- <sub>H</sub>	Initial value package dependent

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**P12\_PDR0****Port 12 Pad Driver Mode Register 0** (040<sub>H</sub>)**Reset Value:** Table 122**P34\_PDR0****Port 34 Pad Driver Mode Register 0** (040<sub>H</sub>)**Reset Value:** Table 122

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0				0				0				0			
r				r				r				r			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PL3		PD3		PL2		PD2		PL1		PD1		PL0		PD0	
rw		rw		rw		rw		rw		rw		rw		rw	

Field	Bits	Type	Description
<b>PDx (x=0-3)</b>	4*x+1:4*x	rw	<b>Pad Driver Mode for Pin x</b>
<b>PLx (x=0-3)</b>	4*x+3:4*x+2	rw	<b>Pad Level Selection for Pin x</b>
<b>0</b>	31:28, 27:24, 23:20, 19:16	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 121 Access Mode Restrictions sorted by descending priority**Applies to **P12\_PDR0**Applies to **P34\_PDR0**

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	PDx (x=0-3), PLx (x=0-3)	write access for enabled masters
Otherwise (default)	r	PDx (x=0-3), PLx (x=0-3)	

**Table 122 Reset Values**Applies to **P12\_PDR0**Applies to **P34\_PDR0**

Reset Type	Reset Value	Note
After SSW execution	0000 2222 <sub>H</sub>	Initial value in largest package
After SSW execution	0000 ---- <sub>H</sub>	Initial value package dependent

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

### Port 00 Pad Driver Mode Register 1

#### P00\_PDR1

Port 00 Pad Driver Mode Register 1 (044<sub>H</sub>)

Reset Value: [Table 124](#)

#### P11\_PDR1

Port 11 Pad Driver Mode Register 1 (044<sub>H</sub>)

Reset Value: [Table 124](#)

#### P20\_PDR1

Port 20 Pad Driver Mode Register 1 (044<sub>H</sub>)

Reset Value: [Table 124](#)

#### P33\_PDR1

Port 33 Pad Driver Mode Register 1 (044<sub>H</sub>)

Reset Value: [Table 124](#)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PL15	PD15	PL14	PD14	PL13	PD13	PL12	PD12	PL11	PD11	PL10	PD10	PL9	PD9	PL8	PD8
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PL11	PD11	PL10	PD10	PL9	PD9	PL8	PD8	PL7	PD7	PL6	PD6	PL5	PD5	PL4	PD4
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
PDx (x=8-15)	4*x-31:4*x-32	rw	Pad Driver Mode for Pin x
PLx (x=8-15)	4*x-29:4*x-30	rw	Pad Level Selection for Pin x

**Table 123 Access Mode Restrictions sorted by descending priority**

Applies to [P00\\_PDR1](#)

Applies to [P11\\_PDR1](#)

Applies to [P20\\_PDR1](#)

Applies to [P33\\_PDR1](#)

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	PDx (x=8-15), PLx (x=8-15)	write access for enabled masters
Otherwise (default)	r	PDx (x=8-15), PLx (x=8-15)	

**Table 124 Reset Values**

Applies to [P00\\_PDR1](#)

Applies to [P11\\_PDR1](#)

Applies to [P20\\_PDR1](#)

Applies to [P33\\_PDR1](#)

Reset Type	Reset Value	Note
After SSW execution	2222 2222 <sub>H</sub>	Initial value in largest package
After SSW execution	---- ---- <sub>H</sub>	Initial value package dependent

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**P02\_PDR1****Port 02 Pad Driver Mode Register 1** (044<sub>H</sub>)**Reset Value:** Table 126**P10\_PDR1****Port 10 Pad Driver Mode Register 1** (044<sub>H</sub>)**Reset Value:** Table 126**P14\_PDR1****Port 14 Pad Driver Mode Register 1** (044<sub>H</sub>)**Reset Value:** Table 126**P15\_PDR1****Port 15 Pad Driver Mode Register 1** (044<sub>H</sub>)**Reset Value:** Table 126

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0				0				0				0			
r				r				r				r			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PL11		PD11		PL10		PD10		PL9		PD9		PL8		PD8	
rw		rw		rw		rw		rw		rw		rw		rw	

Field	Bits	Type	Description
<b>PDx (x=8-11)</b>	4*x-31:4*x-32	rw	<b>Pad Driver Mode for Pin x</b>
<b>PLx (x=8-11)</b>	4*x-29:4*x-30	rw	<b>Pad Level Selection for Pin x</b>
<b>0</b>	31:28, 27:24, 23:20, 19:16	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 125 Access Mode Restrictions sorted by descending priority**Applies to **P02\_PDR1**Applies to **P10\_PDR1**Applies to **P14\_PDR1**Applies to **P15\_PDR1**

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	PDx (x=8-11), PLx (x=8-11)	write access for enabled masters
Otherwise (default)	r	PDx (x=8-11), PLx (x=8-11)	

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 126 Reset Values**Applies to **P02\_PDR1**Applies to **P10\_PDR1**Applies to **P14\_PDR1**Applies to **P15\_PDR1**

Reset Type	Reset Value	Note
After SSW execution	0000 2222 <sub>H</sub>	Initial value in largest package
After SSW execution	0000 ---- <sub>H</sub>	Initial value package dependent

**Port 00 Emergency Stop Register****P00\_ESR****Port 00 Emergency Stop Register** (050<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>****P11\_ESR****Port 11 Emergency Stop Register** (050<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>****P20\_ESR****Port 20 Emergency Stop Register** (050<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
							r								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EN15	EN14	EN13	EN12	EN11	EN10	EN9	EN8	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
ENx (x=0-15)	x	rw	<b>Emergency Stop Enable for Pin x</b> This bit enables the emergency stop function for all GPIO lines. If the emergency stop condition is met and enabled, the output selection is automatically switched from alternate output function to GPIO input function. 0 <sub>B</sub> Emergency stop function for Pn.x is disabled. 1 <sub>B</sub> Emergency stop function for Pn.x is enabled.
0	31:16	r	<b>Reserved</b> Read as 0; should be written with 0.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 127 Access Mode Restrictions sorted by descending priority**

Applies to **P00\_ESR**

Applies to **P11\_ESR**

Applies to **P20\_ESR**

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	ENx (x=0-15)	write access for enabled masters
Otherwise (default)	r	ENx (x=0-15)	

Most GPIO lines have an emergency stop logic implemented (see Figure “General Structure of a Port Pin” in the Family chapter).

Each of these GPIO lines has its own emergency stop enable bit ENx that is located in the emergency stop register Pn\_ESR of Port n. If the emergency stop signal becomes active, one of two states can be selected:

- Emergency stop function disabled (ENx = 0):  
The output line remains connected (alternate function).
- Emergency stop function enabled (ENx = 1):  
The mapped output function is disconnected and the safe state is entered by switching to input function with internal pull-up connected or tri-state, depending on the configured reset value of the corresponding Pn\_IOCR register through PMSWCR5.TRISTREQ or setting of HWCFG[6]. (the content of the corresponding PCx bit fields in register Pn\_IOCR will not be considered).

### Exceptions for Emergency Stop Implementation

The Emergency Stop function is available for all GPIO Ports with the following exceptions:

- Not available for P20.2 (General Purpose Input/GPI only, overlaid with Testmode)
- Not available for P40.x and P41.x (analog input ANx overlaid with GPI)
- Not available for P32.0 and P32.1 when using EVRC regulator.
- Not available for P21.2 (used as EMGSTOPB pin).
- Not available for P33.8 (used as EMGSTOPA pin).
- Not available for dedicated I/O without General Purpose Output function (e.g ESRx, TMS, TCK)

The Emergency Stop function can be overruled on the following GPIO Ports:

- P00.x: Emergency Stop can be overruled by the VADC. Overruling can be disabled via the control register P00\_PCSR.
- P14.0 and P14.1: Emergency Stop can be overruled in the DXCPL (DAP over CAN physical layer) mode. No Overruling in the DXCM (Debug over can message) mode
- P21.6: Emergency Stop can be overruled in JTAG mode if this pin is used as TDI
- P21.7: Emergency Stop can be overruled in JTAG or Three Pin DAP mode.
- P33.0-7, P33.9-15 and P34.1: Emergency Stop can be overruled by the 8-Bit Standby Controller (SCR), if implemented. Overruling can be disabled via the control register P33\_PCSR and P34\_PCSR.

On pins with LVDS TX pads the Emergency Stop affects only the CMOS driver not the LVDS driver. Thus only when LPCRx.TX\_EN selects CMOS mode the output is switched off. When TX\_EN selects LVDS mode the output is not switched off.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**P02\_ESR****Port 02 Emergency Stop Register****(050<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P10\_ESR****Port 10 Emergency Stop Register****(050<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P14\_ESR****Port 14 Emergency Stop Register****(050<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P15\_ESR****Port 15 Emergency Stop Register****(050<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	EN11	EN10	EN9	EN8	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0
r	r	r	r	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
<b>ENx (x=0-11)</b>	x	rw	<b>Emergency Stop Enable for Pin x</b> This bit enables the emergency stop function for all GPIO lines. If the emergency stop condition is met and enabled, the output selection is automatically switched from alternate output function to GPIO input function. 0 <sub>B</sub> Emergency stop function for Pn.x is disabled. 1 <sub>B</sub> Emergency stop function for Pn.x is enabled.
<b>0</b>	15, 14, 13, 12, 31:16	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 128 Access Mode Restrictions sorted by descending priority**Applies to **P02\_ESR**Applies to **P10\_ESR**Applies to **P14\_ESR**Applies to **P15\_ESR**

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	ENx (x=0-11)	write access for enabled masters
Otherwise (default)	r	ENx (x=0-11)	

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**P12\_ESR****Port 12 Emergency Stop Register****(050<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P34\_ESR****Port 34 Emergency Stop Register****(050<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	EN3	EN2	EN1	EN0
r	r	r	r	r	r	r	r	r	r	r	r	rw	rw	rw	rw

Field	Bits	Type	Description
<b>ENx (x=0-3)</b>	x	rw	<b>Emergency Stop Enable for Pin x</b> This bit enables the emergency stop function for all GPIO lines. If the emergency stop condition is met and enabled, the output selection is automatically switched from alternate output function to GPIO input function. 0 <sub>B</sub> Emergency stop function for Pn.x is disabled. 1 <sub>B</sub> Emergency stop function for Pn.x is enabled.
<b>0</b>	15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 31:16	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 129 Access Mode Restrictions sorted by descending priority**Applies to **P12\_ESR**Applies to **P34\_ESR**

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	ENx (x=0-3)	write access for enabled masters
Otherwise (default)	r	ENx (x=0-3)	



## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**P21\_ESR****Port 21 Emergency Stop Register****(050<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
							r								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	EN7	EN6	EN5	EN4	EN3	0	EN1	EN0
r	r	r	r	r	r	r	r	rw	rw	rw	rw	rw	r	rw	rw

Field	Bits	Type	Description
<b>ENx (x=0-1,3-7)</b>	x	rw	<b>Emergency Stop Enable for Pin x</b> This bit enables the emergency stop function for all GPIO lines. If the emergency stop condition is met and enabled, the output selection is automatically switched from alternate output function to GPIO input function. 0 <sub>B</sub> Emergency stop function for Pn.x is disabled. 1 <sub>B</sub> Emergency stop function for Pn.x is enabled.
<b>0</b>	15, 14, 13, 12, 11, 10, 9, 8, 2, 31:16	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 130 Access Mode Restrictions of P21\_ESR sorted by descending priority**

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	ENx (x=0-1,3-7)	write access for enabled masters
Otherwise (default)	r	ENx (x=0-1,3-7)	

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**P22\_ESR****Port 22 Emergency Stop Register****(050<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P23\_ESR****Port 23 Emergency Stop Register****(050<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P32\_ESR****Port 32 Emergency Stop Register****(050<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0
r	r	r	r	r	r	r	r	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
<b>ENx (x=0-7)</b>	x	rw	<b>Emergency Stop Enable for Pin x</b> This bit enables the emergency stop function for all GPIO lines. If the emergency stop condition is met and enabled, the output selection is automatically switched from alternate output function to GPIO input function. 0 <sub>B</sub> Emergency stop function for Pn.x is disabled. 1 <sub>B</sub> Emergency stop function for Pn.x is enabled.
<b>0</b>	15, 14, 13, 12, 11, 10, 9, 8, 31:16	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 131 Access Mode Restrictions sorted by descending priority**Applies to **P22\_ESR**Applies to **P23\_ESR**Applies to **P32\_ESR**

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	ENx (x=0-7)	write access for enabled masters
Otherwise (default)	r	ENx (x=0-7)	

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

### P33\_ESR

#### Port 33 Emergency Stop Register

(050<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
							r								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EN15	EN14	EN13	EN12	EN11	EN10	EN9	0	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0
rw	rw	rw	rw	rw	rw	rw	r	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
ENx (x=0-7,9-15)	x	rw	<b>Emergency Stop Enable for Pin x</b> This bit enables the emergency stop function for all GPIO lines. If the emergency stop condition is met and enabled, the output selection is automatically switched from alternate output function to GPIO input function. 0 <sub>B</sub> Emergency stop function for Pn.x is disabled. 1 <sub>B</sub> Emergency stop function for Pn.x is enabled.
0	8, 31:16	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 132 Access Mode Restrictions of P33\_ESR sorted by descending priority**

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	ENx (x=0-7,9-15)	write access for enabled masters
Otherwise (default)	r	ENx (x=0-7,9-15)	

### Port 00 Pin Function Decision Control Register

The pad structure of the GPIO lines offers the possibility to disable/enable port pad, select digital input or analog ADC input functionalities. Note that Class S pads have different characteristics than other digital input pads. For analog inputs, setting PDISx to 1 disables the Schmitt trigger input buffer, which would otherwise reduce analog input accuracy. For the ADC diagnostic features “PDD” and “MD” however the corresponding PDISx needs to be 0 to allow activation of their pull resistors. This feature can be controlled by individual bits in the Pn\_PDISC register, independently from input/output and pull-up/pull-down control functionality as programmed in the Pn\_IOCRR register. One Pn\_PDISC register is assigned to each port.

**Note:** After reset, all Px\_PDISC registers have the reset value of 0000 0000<sub>H</sub>. The startup software enables only the pads with digital input/output functionality which are available in that package. P40\_PDISC and P41\_PDISC are configured by the SSW for analog input function (kept disabled). The documented reset value shows the value in the largest package.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**P00\_PDISC**Port 00 Pin Function Decision Control Register (060<sub>H</sub>)Reset Value: [Table 134](#)**P11\_PDISC**Port 11 Pin Function Decision Control Register (060<sub>H</sub>)Reset Value: [Table 134](#)**P20\_PDISC**Port 20 Pin Function Decision Control Register (060<sub>H</sub>)Reset Value: [Table 134](#)**P33\_PDISC**Port 33 Pin Function Decision Control Register (060<sub>H</sub>)Reset Value: [Table 134](#)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>PDIS15</b>	<b>PDIS14</b>	<b>PDIS13</b>	<b>PDIS12</b>	<b>PDIS11</b>	<b>PDIS10</b>	<b>PDIS9</b>	<b>PDIS8</b>	<b>PDIS7</b>	<b>PDIS6</b>	<b>PDIS5</b>	<b>PDIS4</b>	<b>PDIS3</b>	<b>PDIS2</b>	<b>PDIS1</b>	<b>PDIS0</b>
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
<b>PDISx (x=0-15)</b>	x	rw	<b>Pin Function Decision Control for Pin x</b> This bit selects the function of the port pad. 0 <sub>B</sub> Digital functionality of pad Pn.x is enabled. 1 <sub>B</sub> Digital functionality (including pull resistors) of pad Pn.x is disabled. Analog input function (where this is available) can be used.
<b>0</b>	31:16	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 133 Access Mode Restrictions sorted by descending priority**Applies to [P00\\_PDISC](#)Applies to [P11\\_PDISC](#)Applies to [P20\\_PDISC](#)Applies to [P33\\_PDISC](#)

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	PDISx (x=0-15)	write access for enabled masters
Otherwise (default)	r	PDISx (x=0-15)	

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 134 Reset Values**Applies to **P00\_PDISC**Applies to **P11\_PDISC**Applies to **P20\_PDISC**Applies to **P33\_PDISC**

Reset Type	Reset Value	Note
After SSW execution	0000 0000 <sub>H</sub>	Initial value in largest package
After SSW execution	0000 ---- <sub>H</sub>	Initial value package dependent

**P02\_PDISC****Port 02 Pin Function Decision Control Register (060<sub>H</sub>)****Reset Value: Table 136****P10\_PDISC****Port 10 Pin Function Decision Control Register (060<sub>H</sub>)****Reset Value: Table 136****P14\_PDISC****Port 14 Pin Function Decision Control Register (060<sub>H</sub>)****Reset Value: Table 136****P15\_PDISC****Port 15 Pin Function Decision Control Register (060<sub>H</sub>)****Reset Value: Table 136**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
							r								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	PDIS1 1	PDIS1 0	PDIS9	PDIS8	PDIS7	PDIS6	PDIS5	PDIS4	PDIS3	PDIS2	PDIS1	PDIS0
r	r	r	r	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
<b>PDISx (x=0-11)</b>	x	rw	<b>Pin Function Decision Control for Pin x</b> This bit selects the function of the port pad. 0 <sub>B</sub> Digital functionality of pad Pn.x is enabled. 1 <sub>B</sub> Digital functionality (including pull resistors) of pad Pn.x is disabled. Analog input function (where this is available) can be used.
<b>0</b>	15, 14, 13, 12, 31:16	r	<b>Reserved</b> Read as 0; should be written with 0.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 135 Access Mode Restrictions sorted by descending priority**

Applies to **P02\_PDISC**

Applies to **P10\_PDISC**

Applies to **P14\_PDISC**

Applies to **P15\_PDISC**

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	PDISx (x=0-11)	write access for enabled masters
Otherwise (default)	r	PDISx (x=0-11)	

**Table 136 Reset Values**

Applies to **P02\_PDISC**

Applies to **P10\_PDISC**

Applies to **P14\_PDISC**

Applies to **P15\_PDISC**

Reset Type	Reset Value	Note
After SSW execution	0000 0000 <sub>H</sub>	Initial value in largest package
After SSW execution	0000 0--- <sub>H</sub>	Initial value package dependent

**P12\_PDISC**
**Port 12 Pin Function Decision Control Register (060<sub>H</sub>)**
**Reset Value: Table 138**
**P34\_PDISC**
**Port 34 Pin Function Decision Control Register (060<sub>H</sub>)**
**Reset Value: Table 138**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								0							
								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	PDIS3	PDIS2	PDIS1	PDIS0
r	r	r	r	r	r	r	r	r	r	r	r	rw	rw	rw	rw

Field	Bits	Type	Description
PDISx (x=0-3)	x	rw	<b>Pin Function Decision Control for Pin x</b> This bit selects the function of the port pad. 0 <sub>B</sub> Digital functionality of pad Pn.x is enabled. 1 <sub>B</sub> Digital functionality (including pull resistors) of pad Pn.x is disabled. Analog input function (where this is available) can be used.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
0	15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 31:16	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 137 Access Mode Restrictions sorted by descending priority**Applies to **P12\_PDISC**Applies to **P34\_PDISC**

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	PDISx (x=0-3)	write access for enabled masters
Otherwise (default)	r	PDISx (x=0-3)	

**Table 138 Reset Values**Applies to **P12\_PDISC**Applies to **P34\_PDISC**

Reset Type	Reset Value	Note
After SSW execution	0000 0000 <sub>H</sub>	Initial value in largest package
After SSW execution	0000 000- <sub>H</sub>	Initial value package dependent

**P21\_PDISC****Port 21 Pin Function Decision Control Register (060<sub>H</sub>)****Reset Value: Table 140****P22\_PDISC****Port 22 Pin Function Decision Control Register (060<sub>H</sub>)****Reset Value: Table 140****P23\_PDISC****Port 23 Pin Function Decision Control Register (060<sub>H</sub>)****Reset Value: Table 140****P32\_PDISC****Port 32 Pin Function Decision Control Register (060<sub>H</sub>)****Reset Value: Table 140**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								0							
								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	PDIS7	PDIS6	PDIS5	PDIS4	PDIS3	PDIS2	PDIS1	PDIS0
r	r	r	r	r	r	r	r	rw	rw	rw	rw	rw	rw	rw	rw

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
<b>PDISx (x=0-7)</b>	x	rw	<b>Pin Function Decision Control for Pin x</b> This bit selects the function of the port pad. 0 <sub>B</sub> Digital functionality of pad Pn.x is enabled. 1 <sub>B</sub> Digital functionality (including pull resistors) of pad Pn.x is disabled. Analog input function (where this is available) can be used.
<b>0</b>	15, 14, 13, 12, 11, 10, 9, 8, 31:16	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 139 Access Mode Restrictions sorted by descending priority**

Applies to **P21\_PDISC**

Applies to **P22\_PDISC**

Applies to **P23\_PDISC**

Applies to **P32\_PDISC**

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	PDISx (x=0-7)	write access for enabled masters
Otherwise (default)	r	PDISx (x=0-7)	

**Table 140 Reset Values**

Applies to **P21\_PDISC**

Applies to **P22\_PDISC**

Applies to **P23\_PDISC**

Applies to **P32\_PDISC**

Reset Type	Reset Value	Note
After SSW execution	0000 0000 <sub>H</sub>	Initial value in largest package
After SSW execution	0000 00-- <sub>H</sub>	Initial value package dependent

### Port 00 Pin Controller Select Register

This register has different functionality in each port:

- In Ports shared with the standby controller (SCR) it selects if the SCR or the Tricore system control data and control functions of these port lines.
- In Ports with analog inputs to the EVADC it enables control of pull by the EVADC for the Pull Down Diagnostics (PDD) / Multiplexer Diagnostics (MD) feature.
- In Ports with Ethernet output it selects between alternate output and fast RGMII/RMII/MII mode.
- In Ports with SMU FSP pin (P33.8) the PCSR.SEL bit enables the SMU to override pad configuration signals. Therefore this bit has the reset value 1<sub>B</sub> and shall be kept 1<sub>B</sub> by the application. The SMU override is documented in the SMU chapter (see SMU\_PCTL.PCFG and Figure “SMU/PAD Control Interface to the PADS”).



## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**P00\_PCSR****Port 00 Pin Controller Select Register****(064<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P20\_PCSR****Port 20 Pin Controller Select Register****(064<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0								0							
r								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
Rx (x=0-15)	x	rw	<b>Reserved</b> Read as 0; should be written with 0.
0	30:16, 31	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 141 Access Mode Restrictions sorted by descending priority**Applies to **P00\_PCSR**Applies to **P20\_PCSR**

Mode Name	Access Mode		Description
Supervisor Mode and Safety ENDINIT	r	Rx (x=0-15)	write access only for masters with supervisor mode
Otherwise (default)	r	Rx (x=0-15)	

**P02\_PCSR****Port 02 Pin Controller Select Register****(064<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P10\_PCSR****Port 10 Pin Controller Select Register****(064<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P14\_PCSR****Port 14 Pin Controller Select Register****(064<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P15\_PCSR****Port 15 Pin Controller Select Register****(064<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0								0							
r								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0
r	r	r	r	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
Rx (x=0-11)	x	rw	<b>Reserved</b> Read as 0; should be written with 0.
0	15, 14, 13, 12, 30:16, 31	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 142 Access Mode Restrictions sorted by descending priority**Applies to **P02\_PCSR**Applies to **P10\_PCSR**Applies to **P14\_PCSR**Applies to **P15\_PCSR**

Mode Name	Access Mode		Description
Supervisor Mode and Safety ENDINIT	r	Rx (x=0-11)	write access only for masters with supervisor mode
Otherwise (default)	r	Rx (x=0-11)	

**P11\_PCSR****Port 11 Pin Controller Select Register****(064<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0								0							
r								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R15	R14	R13	R12	R11	R10	R9	R8	R7	SEL6	R5	SEL4	SEL3	SEL2	SEL1	SEL0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
SELx (x=0-4,6)	x	rw	<b>Output Select for Pin x</b> This bit enables or disables alternate/fast Ethernet output. 0 <sub>B</sub> Ethernet output via ports alternate output of pin x. 1 <sub>B</sub> Ethernet output via fast RGMII/RMII/MII mode of pin x.
Rx (x=5,7-15)	x	rw	<b>Reserved</b> Read as 0; should be written with 0.
0	30:16, 31	r	<b>Reserved</b> Read as 0; should be written with 0.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Table 143 Access Mode Restrictions of **P11\_PCSR** sorted by descending priority

Mode Name	Access Mode		Description
Supervisor Mode and Safety ENDINIT	r	Rx (x=5,7-15)	write access only for masters with supervisor mode
	rw	SELx (x=0-4,6)	
Otherwise (default)	r	Rx (x=5,7-15), SELx (x=0-4,6)	

**P12\_PCSR****Port 12 Pin Controller Select Register**(064<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0								0							
r								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	R3	R2	R1	R0
r	r	r	r	r	r	r	r	r	r	r	r	rw	rw	rw	rw

Field	Bits	Type	Description
Rx (x=0-3)	x	rw	<b>Reserved</b> Read as 0; should be written with 0.
0	15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 30:16, 31	r	<b>Reserved</b> Read as 0; should be written with 0.

Table 144 Access Mode Restrictions of **P12\_PCSR** sorted by descending priority

Mode Name	Access Mode		Description
Supervisor Mode and Safety ENDINIT	r	Rx (x=0-3)	write access only for masters with supervisor mode
Otherwise (default)	r	Rx (x=0-3)	

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**P21\_PCSR**Port 21 Pin Controller Select Register (064<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**P22\_PCSR**Port 22 Pin Controller Select Register (064<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**P23\_PCSR**Port 23 Pin Controller Select Register (064<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**P32\_PCSR**Port 32 Pin Controller Select Register (064<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0								0							
r								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	R7	R6	R5	R4	R3	R2	R1	R0
r	r	r	r	r	r	r	r	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
Rx (x=0-7)	x	rw	<b>Reserved</b> Read as 0; should be written with 0.
0	15, 14, 13, 12, 11, 10, 9, 8, 30:16, 31	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 145 Access Mode Restrictions sorted by descending priority**Applies to **P21\_PCSR**Applies to **P22\_PCSR**Applies to **P23\_PCSR**Applies to **P32\_PCSR**

Mode Name	Access Mode		Description
Supervisor Mode and Safety ENDINIT	r	Rx (x=0-7)	write access only for masters with supervisor mode
Otherwise (default)	r	Rx (x=0-7)	

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

## P33\_PCSR

## Port 33 Pin Controller Select Register

(064<sub>H</sub>)Application Reset Value: 0000 0100<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LCK	0														
rh	r														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SEL15	SEL14	SEL13	SEL12	SEL11	SEL10	SEL9	SEL8	SEL7	SEL6	SEL5	SEL4	SEL3	SEL2	SEL1	SEL0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
SELx (x=0-7,9-15)	x	rw	<b>Output Select for Pin x</b> This bit enables or disables SCR control. 0 <sub>B</sub> Tricore selected for data and control of pin x and not SCR. 1 <sub>B</sub> SCR selected for data and control of pin x.
SELx (x=8)	x	rw	<b>Output Select for Pin x</b> This bit enables or disables SMU to override pad configuration. 0 <sub>B</sub> Disable SMU override of pad configuration for FSP pin x. 1 <sub>B</sub> Enable SMU to override pad configuration for FSP pin x.
LCK	31	rh	<b>Lock Status</b> This bit indicates if the register can be updated with a new value or if the register is locked due to an ongoing transfer to the SCR and a write action from the bus has no effect. In Ports without SCR overlay this bit is always 0 <sub>B</sub> . 0 <sub>B</sub> The register is unlocked and can be updated. 1 <sub>B</sub> The register is locked (a write transfer to SCR is ongoing) and can not be updated.
0	30:16	r	<b>Reserved</b> Read as 0; should be written with 0.

Table 146 Access Mode Restrictions of P33\_PCSR sorted by descending priority

Mode Name	Access Mode		Description
Supervisor Mode and Safety ENDINIT	rh	LCK	write access only for masters with supervisor mode
	rw	SELx (x=0-7,9-15), SELx (x=8)	
Otherwise (default)	r	SELx (x=0-7,9-15), SELx (x=8)	
	rh	LCK	

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

## P34\_PCSR

## Port 34 Pin Controller Select Register

(064<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LCK								0							
rh								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	R3	R2	SEL1	R0
r	r	r	r	r	r	r	r	r	r	r	r	rw	rw	rw	rw

Field	Bits	Type	Description
SELx (x=1)	x	rw	<b>Output Select for Pin x</b> This bit enables or disables SCR control. 0 <sub>B</sub> Tricore selected for data and control of pin x and not SCR. 1 <sub>B</sub> SCR selected for data and control of pin x.
Rx (x=0,2-3)	x	rw	<b>Reserved</b> Read as 0; should be written with 0.
LCK	31	rh	<b>Lock Status</b> This bit indicates if the register can be updated with a new value or if the register is locked due to an ongoing transfer to the SCR and a write action from the bus has no effect. In Ports without SCR overlay this bit is always 0 <sub>B</sub> . 0 <sub>B</sub> The register is unlocked and can be updated. 1 <sub>B</sub> The register is locked (a write transfer to SCR is ongoing) and can not be updated.
0	15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 30:16	r	<b>Reserved</b> Read as 0; should be written with 0.

Table 147 Access Mode Restrictions of P34\_PCSR sorted by descending priority

Mode Name	Access Mode		Description
Supervisor Mode and Safety ENDINIT	r	Rx (x=0,2-3)	write access only for masters with supervisor mode
	rh	LCK	
	rw	SELx (x=1)	
Otherwise (default)	r	Rx (x=0,2-3), SELx (x=1)	
	rh	LCK	

## Port 00 Output Modification Set Register 0


The port output modification set register x, (x = 0, 4, 8, 12) contains control bits to individually set the logic state of a single port line by manipulating the output register.

*Note:* Registers Pn\_OMSRx (x = 0, 4, 8, 12) are virtual and does not contain any flip-flop. A read action delivers the value of 0. One 8 or 16-bits write behaves as a 32-bit write padded with zeros.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Register Pn\_OMSR0 sets the logic state of Pn.[3:0] port lines

<b>P00_OMSR0</b>		
<b>Port 00 Output Modification Set Register 0</b>	<b>(070<sub>H</sub>)</b>	<b>Application Reset Value: 0000 0000<sub>H</sub></b>
<b>P02_OMSR0</b>		
<b>Port 02 Output Modification Set Register 0</b>	<b>(070<sub>H</sub>)</b>	<b>Application Reset Value: 0000 0000<sub>H</sub></b>
<b>P10_OMSR0</b>		
<b>Port 10 Output Modification Set Register 0</b>	<b>(070<sub>H</sub>)</b>	<b>Application Reset Value: 0000 0000<sub>H</sub></b>
<b>P11_OMSR0</b>		
<b>Port 11 Output Modification Set Register 0</b>	<b>(070<sub>H</sub>)</b>	<b>Application Reset Value: 0000 0000<sub>H</sub></b>
<b>P12_OMSR0</b>		
<b>Port 12 Output Modification Set Register 0</b>	<b>(070<sub>H</sub>)</b>	<b>Application Reset Value: 0000 0000<sub>H</sub></b>
<b>P14_OMSR0</b>		
<b>Port 14 Output Modification Set Register 0</b>	<b>(070<sub>H</sub>)</b>	<b>Application Reset Value: 0000 0000<sub>H</sub></b>
<b>P15_OMSR0</b>		
<b>Port 15 Output Modification Set Register 0</b>	<b>(070<sub>H</sub>)</b>	<b>Application Reset Value: 0000 0000<sub>H</sub></b>
<b>P20_OMSR0</b>		
<b>Port 20 Output Modification Set Register 0</b>	<b>(070<sub>H</sub>)</b>	<b>Application Reset Value: 0000 0000<sub>H</sub></b>
<b>P21_OMSR0</b>		
<b>Port 21 Output Modification Set Register 0</b>	<b>(070<sub>H</sub>)</b>	<b>Application Reset Value: 0000 0000<sub>H</sub></b>
<b>P22_OMSR0</b>		
<b>Port 22 Output Modification Set Register 0</b>	<b>(070<sub>H</sub>)</b>	<b>Application Reset Value: 0000 0000<sub>H</sub></b>




Field	Bits	Type	Description
<b>PSx (x=0-3)</b>	x	w0	<b>Set Bit x</b> Setting this bit will set the corresponding bit in the port output register Pn_OUT. Read as 0. 0 <sub>B</sub> No operation 1 <sub>B</sub> Sets Pn_OUT.Px
<b>0</b>	31:4	r	<b>Reserved</b> Read as 0; should be written with 0.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 148 Access Mode Restrictions sorted by descending priority**Applies to **P00\_OMSR0**Applies to **P02\_OMSR0**Applies to **P10\_OMSR0**Applies to **P11\_OMSR0**Applies to **P12\_OMSR0**Applies to **P14\_OMSR0**Applies to **P15\_OMSR0**Applies to **P20\_OMSR0**Applies to **P21\_OMSR0**Applies to **P22\_OMSR0**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PSx (x=0-3)	write access for enabled masters
Otherwise (default)	r0	PSx (x=0-3)	

**P23\_OMSR0****Port 23 Output Modification Set Register 0** (070<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>****P32\_OMSR0****Port 32 Output Modification Set Register 0** (070<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>****P33\_OMSR0****Port 33 Output Modification Set Register 0** (070<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>****P34\_OMSR0****Port 34 Output Modification Set Register 0** (070<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

Field	Bits	Type	Description
<b>PSx (x=0-3)</b>	x	w0	<b>Set Bit x</b> Setting this bit will set the corresponding bit in the port output register Pn_OUT. Read as 0. 0 <sub>B</sub> No operation 1 <sub>B</sub> Sets Pn_OUT.Px
<b>0</b>	31:4	r	<b>Reserved</b> Read as 0; should be written with 0.




## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 149 Access Mode Restrictions sorted by descending priority**Applies to **P23\_OMSR0**Applies to **P32\_OMSR0**Applies to **P33\_OMSR0**Applies to **P34\_OMSR0**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PSx (x=0-3)	write access for enabled masters
Otherwise (default)	r0	PSx (x=0-3)	

**Port 00 Output Modification Set Register 4**

Register Pn\_OMSR4 sets the logic state of Pn.[7:4] port lines


**P00\_OMSR4****Port 00 Output Modification Set Register 4 (074<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P02\_OMSR4****Port 02 Output Modification Set Register 4 (074<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P10\_OMSR4****Port 10 Output Modification Set Register 4 (074<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P11\_OMSR4****Port 11 Output Modification Set Register 4 (074<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P14\_OMSR4****Port 14 Output Modification Set Register 4 (074<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P15\_OMSR4****Port 15 Output Modification Set Register 4 (074<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P20\_OMSR4****Port 20 Output Modification Set Register 4 (074<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P21\_OMSR4****Port 21 Output Modification Set Register 4 (074<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P22\_OMSR4****Port 22 Output Modification Set Register 4 (074<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P23\_OMSR4****Port 23 Output Modification Set Register 4 (074<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
<b>PSx (x=4-7)</b>	x	w0	<b>Set Bit x</b> Setting this bit will set the corresponding bit in the port output register Pn_OUT. Read as 0. 0 <sub>B</sub> No operation 1 <sub>B</sub> Sets Pn_OUT.Px
<b>0</b>	3:0, 31:8	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 150 Access Mode Restrictions sorted by descending priority**Applies to **P00\_OMSR4**Applies to **P02\_OMSR4**Applies to **P10\_OMSR4**Applies to **P11\_OMSR4**Applies to **P14\_OMSR4**Applies to **P15\_OMSR4**Applies to **P20\_OMSR4**Applies to **P21\_OMSR4**Applies to **P22\_OMSR4**Applies to **P23\_OMSR4**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PSx (x=4-7)	write access for enabled masters
Otherwise (default)	r0	PSx (x=4-7)	

**P32\_OMSR4****Port 32 Output Modification Set Register 4 (074<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P33\_OMSR4****Port 33 Output Modification Set Register 4 (074<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>**

Field	Bits	Type	Description
<b>PSx (x=4-7)</b>	x	w0	<b>Set Bit x</b> Setting this bit will set the corresponding bit in the port output register Pn_OUT. Read as 0. 0 <sub>B</sub> No operation 1 <sub>B</sub> Sets Pn_OUT.Px

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)


Field	Bits	Type	Description
0	3:0, 31:8	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 151 Access Mode Restrictions sorted by descending priority**Applies to **P32\_OMSR4**Applies to **P33\_OMSR4**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PSx (x=4-7)	write access for enabled masters
Otherwise (default)	r0	PSx (x=4-7)	

**Port 00 Output Modification Set Register 8**

Register Pn\_OMSR8 sets the logic state of Pn.[11:8] port lines

**P00\_OMSR8****Port 00 Output Modification Set Register 8 (078<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P02\_OMSR8****Port 02 Output Modification Set Register 8 (078<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P10\_OMSR8****Port 10 Output Modification Set Register 8 (078<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P11\_OMSR8****Port 11 Output Modification Set Register 8 (078<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P14\_OMSR8****Port 14 Output Modification Set Register 8 (078<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P15\_OMSR8****Port 15 Output Modification Set Register 8 (078<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P20\_OMSR8****Port 20 Output Modification Set Register 8 (078<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P33\_OMSR8****Port 33 Output Modification Set Register 8 (078<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**

Field	Bits	Type	Description
<b>PSx (x=8-11)</b>	x	w0	<b>Set Bit x</b> Setting this bit will set the corresponding bit in the port output register Pn_OUT. Read as 0. 0 <sub>B</sub> No operation 1 <sub>B</sub> Sets Pn_OUT.Px

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
0	7:0, 31:12	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 152 Access Mode Restrictions sorted by descending priority**Applies to **P00\_OMSR8**Applies to **P02\_OMSR8**Applies to **P10\_OMSR8**Applies to **P11\_OMSR8**Applies to **P14\_OMSR8**Applies to **P15\_OMSR8**Applies to **P20\_OMSR8**Applies to **P33\_OMSR8**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PSx (x=8-11)	write access for enabled masters
Otherwise (default)	r0	PSx (x=8-11)	

**Port 00 Output Modification Set Register 12**

Register Pn\_OMSR12 sets the logic state of Pn.[15:12] port lines

**P00\_OMSR12****Port 00 Output Modification Set Register 12 (07C<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P11\_OMSR12****Port 11 Output Modification Set Register 12 (07C<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P20\_OMSR12****Port 20 Output Modification Set Register 12 (07C<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P33\_OMSR12****Port 33 Output Modification Set Register 12 (07C<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>PS15</b>	<b>PS14</b>	<b>PS13</b>	<b>PS12</b>	0											
w0	w0	w0	w0	r											

Field	Bits	Type	Description
<b>PSx (x=12-15)</b>	x	w0	<b>Set Bit x</b> Setting this bit will set the corresponding bit in the port output register Pn_OUT. Read as 0. 0 <sub>B</sub> No operation 1 <sub>B</sub> Sets Pn_OUT.Px
0	11:0, 31:16	r	<b>Reserved</b> Read as 0; should be written with 0.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 153 Access Mode Restrictions sorted by descending priority**Applies to **P00\_OMSR12**Applies to **P11\_OMSR12**Applies to **P20\_OMSR12**Applies to **P33\_OMSR12**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PSx (x=12-15)	write access for enabled masters
Otherwise (default)	r0	PSx (x=12-15)	

**Port 00 Output Modification Clear Register 0**

The port output modification clear register x, (x = 0, 4, 8, 12) contains control bits to individually clear the logic state of a single port line by manipulating the output register.

*Note: Registers Pn\_OMCRx (x = 0, 4, 8, 12) are virtual and does not contain any flip-flop. A read action delivers the value of 0. One 8 or 16-bits write behaves as a 32-bit write padded with zeros.*

Register Pn\_OMCR0 clears the logic state of Pn.[3:0] port lines

**P00\_OMCR0**

**Port 00 Output Modification Clear Register 0** (080<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

**P02\_OMCR0**

**Port 02 Output Modification Clear Register 0** (080<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

**P10\_OMCR0**

**Port 10 Output Modification Clear Register 0** (080<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

**P11\_OMCR0**

**Port 11 Output Modification Clear Register 0** (080<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

**P12\_OMCR0**

**Port 12 Output Modification Clear Register 0** (080<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

**P14\_OMCR0**

**Port 14 Output Modification Clear Register 0** (080<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

**P15\_OMCR0**

**Port 15 Output Modification Clear Register 0** (080<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

**P20\_OMCR0**


**Port 20 Output Modification Clear Register 0** (080<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

**P21\_OMCR0**

**Port 21 Output Modification Clear Register 0** (080<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

**P22\_OMCR0**

**Port 22 Output Modification Clear Register 0** (080<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**



## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
<b>PCLx (x=0-3)</b>	x+16	w0	<b>Clear Bit x</b> Setting this bit will clear the corresponding bit in the port output register Pn_OUT. Read as 0. 0 <sub>B</sub> No operation 1 <sub>B</sub> Clears Pn_OUT.Px
<b>0</b>	15:0, 31:20	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 154 Access Mode Restrictions sorted by descending priority**Applies to **P00\_OMCR0**Applies to **P02\_OMCR0**Applies to **P10\_OMCR0**Applies to **P11\_OMCR0**Applies to **P12\_OMCR0**Applies to **P14\_OMCR0**Applies to **P15\_OMCR0**Applies to **P20\_OMCR0**Applies to **P21\_OMCR0**Applies to **P22\_OMCR0**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=0-3)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=0-3)	

**P23\_OMCR0****Port 23 Output Modification Clear Register 0 (080<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P32\_OMCR0****Port 32 Output Modification Clear Register 0 (080<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P33\_OMCR0****Port 33 Output Modification Clear Register 0 (080<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P34\_OMCR0****Port 34 Output Modification Clear Register 0 (080<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0												PCL3	PCL2	PCL1	PCL0
r												w0	w0	w0	w0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0															
r															

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

Field	Bits	Type	Description
<b>PCLx (x=0-3)</b>	x+16	w0	<b>Clear Bit x</b> Setting this bit will clear the corresponding bit in the port output register Pn_OUT. Read as 0. 0 <sub>B</sub> No operation 1 <sub>B</sub> Clears Pn_OUT.Px
<b>0</b>	15:0, 31:20	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 155 Access Mode Restrictions sorted by descending priority**

Applies to **P23\_OMCR0**

Applies to **P32\_OMCR0**

Applies to **P33\_OMCR0**


Applies to **P34\_OMCR0**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=0-3)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=0-3)	

### Port 00 Output Modification Clear Register 4

Register Pn\_OMCR4 clears the logic state of Pn.[7:4] port lines

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**P00\_OMCR4****Port 00 Output Modification Clear Register 4 (084<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P02\_OMCR4****Port 02 Output Modification Clear Register 4 (084<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P10\_OMCR4****Port 10 Output Modification Clear Register 4 (084<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P11\_OMCR4****Port 11 Output Modification Clear Register 4 (084<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P14\_OMCR4****Port 14 Output Modification Clear Register 4 (084<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P15\_OMCR4****Port 15 Output Modification Clear Register 4 (084<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P20\_OMCR4****Port 20 Output Modification Clear Register 4 (084<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P21\_OMCR4****Port 21 Output Modification Clear Register 4 (084<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P22\_OMCR4****Port 22 Output Modification Clear Register 4 (084<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P23\_OMCR4****Port 23 Output Modification Clear Register 4 (084<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>**

Field	Bits	Type	Description
<b>PCLx (x=4-7)</b>	x+16	w0	<b>Clear Bit x</b> Setting this bit will clear the corresponding bit in the port output register Pn_OUT. Read as 0. 0 <sub>B</sub> No operation 1 <sub>B</sub> Clears Pn_OUT.Px
<b>0</b>	19:0, 31:24	r	<b>Reserved</b> Read as 0; should be written with 0



## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 156 Access Mode Restrictions sorted by descending priority**Applies to **P00\_OMCR4**Applies to **P02\_OMCR4**Applies to **P10\_OMCR4**Applies to **P11\_OMCR4**Applies to **P14\_OMCR4**Applies to **P15\_OMCR4**Applies to **P20\_OMCR4**Applies to **P21\_OMCR4**Applies to **P22\_OMCR4**Applies to **P23\_OMCR4**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=4-7)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=4-7)	

**P32\_OMCR4****Port 32 Output Modification Clear Register 4 (084<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P33\_OMCR4****Port 33 Output Modification Clear Register 4 (084<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			0					PCL7	PCL6	PCL5	PCL4			0	
			r					w0	w0	w0	w0			r	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								0							
								r							

Field	Bits	Type	Description
<b>PCLx (x=4-7)</b>	x+16	w0	<b>Clear Bit x</b> Setting this bit will clear the corresponding bit in the port output register Pn_OUT. Read as 0. 0 <sub>B</sub> No operation 1 <sub>B</sub> Clears Pn_OUT.Px
<b>0</b>	19:0, 31:24	r	<b>Reserved</b> Read as 0; should be written with 0

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 157 Access Mode Restrictions sorted by descending priority**Applies to **P32\_OMCR4**Applies to **P33\_OMCR4**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=4-7)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=4-7)	

**Port 00 Output Modification Clear Register 8**

Register Pn\_OMCR8 clears the logic state of Pn.[11:8] port lines

**P00\_OMCR8****Port 00 Output Modification Clear Register 8 (088<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P02\_OMCR8****Port 02 Output Modification Clear Register 8 (088<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P10\_OMCR8****Port 10 Output Modification Clear Register 8 (088<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P11\_OMCR8****Port 11 Output Modification Clear Register 8 (088<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P14\_OMCR8****Port 14 Output Modification Clear Register 8 (088<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P15\_OMCR8****Port 15 Output Modification Clear Register 8 (088<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P20\_OMCR8****Port 20 Output Modification Clear Register 8 (088<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P33\_OMCR8****Port 33 Output Modification Clear Register 8 (088<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	0			PCL11	PCL10	PCL9	PCL8					0			
	r			w0	w0	w0	w0					r			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							0								
							r								

Field	Bits	Type	Description
<b>PCLx (x=8-11)</b>	x+16	w0	<b>Clear Bit x</b> Setting this bit will clear the corresponding bit in the port output register Pn_OUT. Read as 0. 0 <sub>B</sub> No operation 1 <sub>B</sub> Clears Pn_OUT.Px
<b>0</b>	23:0, 31:28	r	<b>Reserved</b> Read as 0; should be written with 0

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 158 Access Mode Restrictions sorted by descending priority**
Applies to **P00\_OMCR8**Applies to **P02\_OMCR8**Applies to **P10\_OMCR8**Applies to **P11\_OMCR8**Applies to **P14\_OMCR8**Applies to **P15\_OMCR8**Applies to **P20\_OMCR8**Applies to **P33\_OMCR8**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=8-11)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=8-11)	

### Port 00 Output Modification Clear Register 12

Register Pn\_OMCR12 clears the logic state of Pn.[15:12] port lines

#### P00\_OMCR12

Port 00 Output Modification Clear Register 12 (08C<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>

#### P11\_OMCR12

Port 11 Output Modification Clear Register 12 (08C<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>

#### P20\_OMCR12

Port 20 Output Modification Clear Register 12 (08C<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>

#### P33\_OMCR12

Port 33 Output Modification Clear Register 12 (08C<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PCL15	PCL14	PCL13	PCL12							0					
w0	w0	w0	w0							r					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										0					
										r					

Field	Bits	Type	Description
<b>PCLx (x=12-15)</b>	x+16	w0	<b>Clear Bit x</b> Setting this bit will clear the corresponding bit in the port output register Pn_OUT. Read as 0. 0 <sub>B</sub> No operation 1 <sub>B</sub> Clears Pn_OUT.Px
<b>0</b>	27:0	r	<b>Reserved</b> Read as 0; should be written with 0

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 159 Access Mode Restrictions sorted by descending priority**

Applies to **P00\_OMCR12**

Applies to **P11\_OMCR12**

Applies to **P20\_OMCR12**

Applies to **P33\_OMCR12**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=12-15)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=12-15)	

### Port 00 Output Modification Set Register

The port output modification set register contains control bits that make it possible to individually set the logic state of a single port line by manipulating the output register.

*Note: Register Pn\_OMSR is virtual and does not contain any flip-flop. A read action delivers the value of 0. One 8 or 16-bits write behaves as a 32-bit write padded with zeros.*

#### P00\_OMSR

**Port 00 Output Modification Set Register (090<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**

#### P11\_OMSR

**Port 11 Output Modification Set Register (090<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**

#### P20\_OMSR

**Port 20 Output Modification Set Register (090<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**

#### P33\_OMSR

**Port 33 Output Modification Set Register (090<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PS15	PS14	PS13	PS12	PS11	PS10	PS9	PS8	PS7	PS6	PS5	PS4	PS3	PS2	PS1	PS0
w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0

Field	Bits	Type	Description
PSx (x=0-15)	x	w0	<b>Set Bit x</b> Setting this bit will set the corresponding bit in the port output register Pn_OUT. Read as 0. 0 <sub>B</sub> No operation 1 <sub>B</sub> Sets Pn_OUT.Px
0	31:16	r	<b>Reserved</b> Read as 0; should be written with 0.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 160 Access Mode Restrictions sorted by descending priority**Applies to **P00\_OMSR**Applies to **P11\_OMSR**Applies to **P20\_OMSR**Applies to **P33\_OMSR**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PSx (x=0-15)	write access for enabled masters
Otherwise (default)	r0	PSx (x=0-15)	

**P02\_OMSR****Port 02 Output Modification Set Register (090<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P10\_OMSR****Port 10 Output Modification Set Register (090<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P14\_OMSR****Port 14 Output Modification Set Register (090<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>****P15\_OMSR****Port 15 Output Modification Set Register (090<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	PS11	PS10	PS9	PS8	PS7	PS6	PS5	PS4	PS3	PS2	PS1	PS0
r	r	r	r	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0

Field	Bits	Type	Description
<b>PSx (x=0-11)</b>	x	w0	<b>Set Bit x</b> Setting this bit will set the corresponding bit in the port output register Pn_OUT. Read as 0. 0 <sub>B</sub> No operation 1 <sub>B</sub> Sets Pn_OUT.Px
<b>0</b>	15, 14, 13, 12, 31:16	r	<b>Reserved</b> Read as 0; should be written with 0.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 161 Access Mode Restrictions sorted by descending priority**Applies to **P02\_OMSR**Applies to **P10\_OMSR**Applies to **P14\_OMSR**Applies to **P15\_OMSR**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PSx (x=0-11)	write access for enabled masters
Otherwise (default)	r0	PSx (x=0-11)	

**P12\_OMSR****Port 12 Output Modification Set Register (090<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P34\_OMSR****Port 34 Output Modification Set Register (090<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
							r								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	PS3	PS2	PS1	PS0
r	r	r	r	r	r	r	r	r	r	r	r	w0	w0	w0	w0

Field	Bits	Type	Description
<b>PSx (x=0-3)</b>	x	w0	<b>Set Bit x</b> Setting this bit will set the corresponding bit in the port output register Pn_OUT. Read as 0. 0 <sub>B</sub> No operation 1 <sub>B</sub> Sets Pn_OUT.Px
<b>0</b>	15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 31:16	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 162 Access Mode Restrictions sorted by descending priority**Applies to **P12\_OMSR**Applies to **P34\_OMSR**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PSx (x=0-3)	write access for enabled masters
Otherwise (default)	r0	PSx (x=0-3)	

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**P21\_OMSR**Port 21 Output Modification Set Register (090<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**P22\_OMSR**Port 22 Output Modification Set Register (090<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**P23\_OMSR**Port 23 Output Modification Set Register (090<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**P32\_OMSR**Port 32 Output Modification Set Register (090<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	PS7	PS6	PS5	PS4	PS3	PS2	PS1	PS0
r	r	r	r	r	r	r	r	w0	w0	w0	w0	w0	w0	w0	w0

Field	Bits	Type	Description
<b>PSx (x=0-7)</b>	x	w0	<b>Set Bit x</b> Setting this bit will set the corresponding bit in the port output register Pn_OUT. Read as 0. 0 <sub>B</sub> No operation 1 <sub>B</sub> Sets Pn_OUT.Px
<b>0</b>	15, 14, 13, 12, 11, 10, 9, 8, 31:16	r	<b>Reserved</b> Read as 0; should be written with 0.

**Table 163 Access Mode Restrictions sorted by descending priority**Applies to **P21\_OMSR**Applies to **P22\_OMSR**Applies to **P23\_OMSR**Applies to **P32\_OMSR**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PSx (x=0-7)	write access for enabled masters
Otherwise (default)	r0	PSx (x=0-7)	

**Port 00 Output Modification Clear Register**

The port output modification clear register contains control bits that make it possible to individually clear the logic state of a single port line by manipulating the output register.

*Note:* Register Pn\_OMCR is virtual and does not contain any flip-flop. A read action delivers the value of 0. One 8 or 16-bits write behaves as a 32-bit write padded with zeros.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**P00\_OMCR**Port 00 Output Modification Clear Register (094<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**P11\_OMCR**Port 11 Output Modification Clear Register (094<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**P20\_OMCR**Port 20 Output Modification Clear Register (094<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**P33\_OMCR**Port 33 Output Modification Clear Register (094<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>PCL15</b>	<b>PCL14</b>	<b>PCL13</b>	<b>PCL12</b>	<b>PCL11</b>	<b>PCL10</b>	<b>PCL9</b>	<b>PCL8</b>	<b>PCL7</b>	<b>PCL6</b>	<b>PCL5</b>	<b>PCL4</b>	<b>PCL3</b>	<b>PCL2</b>	<b>PCL1</b>	<b>PCL0</b>
w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0															
r															

Field	Bits	Type	Description
<b>PCLx (x=0-15)</b>	x+16	w0	<b>Clear Bit x</b> Setting this bit will clear the corresponding bit in the port output register Pn_OUT. Read as 0. 0 <sub>B</sub> No operation 1 <sub>B</sub> Clears Pn_OUT.Px.
<b>0</b>	15:0	r	<b>Reserved</b> Read as 0; should be written with 0

**Table 164 Access Mode Restrictions sorted by descending priority**Applies to **P00\_OMCR**Applies to **P11\_OMCR**Applies to **P20\_OMCR**Applies to **P33\_OMCR**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=0-15)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=0-15)	



## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**P02\_OMCR**Port 02 Output Modification Clear Register (094<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**P10\_OMCR**Port 10 Output Modification Clear Register (094<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**P14\_OMCR**Port 14 Output Modification Clear Register (094<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**P15\_OMCR**Port 15 Output Modification Clear Register (094<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	PCL11	PCL10	PCL9	PCL8	PCL7	PCL6	PCL5	PCL4	PCL3	PCL2	PCL1	PCL0
r	r	r	r	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0	w0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							0								

Field	Bits	Type	Description
<b>PCLx (x=0-11)</b>	x+16	w0	<b>Clear Bit x</b> Setting this bit will clear the corresponding bit in the port output register Pn_OUT. Read as 0. 0 <sub>B</sub> No operation 1 <sub>B</sub> Clears Pn_OUT.Px.
<b>0</b>	15:0, 31, 30, 29, 28	r	<b>Reserved</b> Read as 0; should be written with 0

**Table 165 Access Mode Restrictions sorted by descending priority**Applies to **P02\_OMCR**Applies to **P10\_OMCR**Applies to **P14\_OMCR**Applies to **P15\_OMCR**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=0-11)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=0-11)	

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**P12\_OMCR****Port 12 Output Modification Clear Register (094<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>****P34\_OMCR****Port 34 Output Modification Clear Register (094<sub>H</sub>)****Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	PCL3	PCL2	PCL1	PCL0
r	r	r	r	r	r	r	r	r	r	r	r	w0	w0	w0	w0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0															
r															

Field	Bits	Type	Description
<b>PCLx (x=0-3)</b>	x+16	w0	<b>Clear Bit x</b> Setting this bit will clear the corresponding bit in the port output register Pn_OUT. Read as 0. 0 <sub>B</sub> No operation 1 <sub>B</sub> Clears Pn_OUT.Px.
<b>0</b>	15:0, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20	r	<b>Reserved</b> Read as 0; should be written with 0

**Table 166 Access Mode Restrictions sorted by descending priority**Applies to **P12\_OMCR**Applies to **P34\_OMCR**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=0-3)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=0-3)	

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**P21\_OMCR**Port 21 Output Modification Clear Register (094<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**P22\_OMCR**Port 22 Output Modification Clear Register (094<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**P23\_OMCR**Port 23 Output Modification Clear Register (094<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>**P32\_OMCR**Port 32 Output Modification Clear Register (094<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	PCL7	PCL6	PCL5	PCL4	PCL3	PCL2	PCL1	PCL0
r	r	r	r	r	r	r	r	w0	w0	w0	w0	w0	w0	w0	w0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0															
r															

Field	Bits	Type	Description
<b>PCLx (x=0-7)</b>	x+16	w0	<b>Clear Bit x</b> Setting this bit will clear the corresponding bit in the port output register Pn_OUT. Read as 0. 0 <sub>B</sub> No operation 1 <sub>B</sub> Clears Pn_OUT.Px.
<b>0</b>	15:0, 31, 30, 29, 28, 27, 26, 25, 24	r	<b>Reserved</b> Read as 0; should be written with 0

**Table 167 Access Mode Restrictions sorted by descending priority**Applies to **P21\_OMCR**Applies to **P22\_OMCR**Applies to **P23\_OMCR**Applies to **P32\_OMCR**

Mode Name	Access Mode		Description
Master enabled in ACCEN	w0	PCLx (x=0-7)	write access for enabled masters
Otherwise (default)	r0	PCLx (x=0-7)	

**Port 21 LVDS Pad Control Register x**

The LVDS Pad Control Register controls the RX or TX functions of the LVDS pads. For usage of RX pad, bit field [7:0] are applicable. If used for TX pad, bit field [15:7] apply.

The sleep functionality of the LVDS pads is not controllable via this register. This is exclusively controlled by the HSCT module when this is connected.

The register x controls in general the pad pair 2\*x and 2\*x+1 of the port n.

Exceptionally when available the pad pair P14.9 and P14.10 is controlled by P14\_LPCR5.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Attention:** The bit field **P21\_LPCR2.PS** configures the pad supply for the LVDS bias distributor for all (not-RIF) LVDS pads and for the oscillator. Therefore even if no LVDS pad is used, this field has to be configured to the correct pad supply level.

### P21\_LPCR<sub>x</sub> (x=2)

Port 21 LVDS Pad Control Register x

(0A0<sub>H</sub>+x\*4)

Reset Value: [Table 169](#)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	PS	0		0		0	0	0
r	r	r	r	r	r	r	r	rw	r		r		r	r	r

Field	Bits	Type	Description
PS	7	rw	<b>Pad Supply Selection</b> Selects between 5V or 3.3V supply on V <sub>EXT</sub> for the pad-pair. Used in RX and TX pads! 0 <sub>B</sub> 3.3V supply 1 <sub>B</sub> 5V supply
0	0, 1, 2, 5:3, 6, 8, 9, 11:10, 12, 13, 14, 15, 31:16	r	<b>Reserved</b> Read as 0; should be written with 0

**Table 168 Access Mode Restrictions of P21\_LPCR<sub>x</sub> (x=2) sorted by descending priority**

Mode Name	Access Mode		Description
Master enabled in ACCEN and Supervisor Mode and ENDINIT	rw	PS	write access for enabled masters
Otherwise (default)	r	PS	

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 169 Reset Values of P21\_LPCR<sub>x</sub> (x=2)**

Reset Type	Reset Value	Note
After SSW execution	0000 0080 <sub>H</sub>	Initial value of RX depends on trimming

### Port 00 Access Enable Register 1

Each port has its own dedicated ACCEN0 and ACCEN1 registers.

The Access Enable Register 1 controls write<sup>1)</sup> access for transactions with the on chip bus master TAG ID 100000B to 111111B (see On Chip Bus chapter for the products TAG ID <-> master peripheral mapping). The BPI\_FPI is prepared for a 6-bit TAG ID. ACCEN1 is not implemented with register bits as the related TAG IDs are not used in this product.

Mapping of TAG IDs to ACCEN1.EN<sub>x</sub>: EN0 -> TAG ID 100000B, EN1 -> TAG ID 100001B, ... ,EN31 -> TAG ID 111111B.

### P00\_ACCEN1

**Port 00 Access Enable Register 1** (0F8<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

### P02\_ACCEN1

**Port 02 Access Enable Register 1** (0F8<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

### P10\_ACCEN1

**Port 10 Access Enable Register 1** (0F8<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

### P11\_ACCEN1

**Port 11 Access Enable Register 1** (0F8<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

### P12\_ACCEN1

**Port 12 Access Enable Register 1** (0F8<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

### P14\_ACCEN1

**Port 14 Access Enable Register 1** (0F8<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

### P15\_ACCEN1

**Port 15 Access Enable Register 1** (0F8<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

### P20\_ACCEN1


**Port 20 Access Enable Register 1** (0F8<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

### P21\_ACCEN1

**Port 21 Access Enable Register 1** (0F8<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

### P22\_ACCEN1

**Port 22 Access Enable Register 1** (0F8<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**




Field	Bits	Type	Description
0	31:0	r	<b>Reserved</b> Read as 0; should be written with 0

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 170 Access Mode Restrictions sorted by descending priority**Applies to **P00\_ACCEN1**Applies to **P02\_ACCEN1**Applies to **P10\_ACCEN1**Applies to **P11\_ACCEN1**Applies to **P12\_ACCEN1**Applies to **P14\_ACCEN1**Applies to **P15\_ACCEN1**Applies to **P20\_ACCEN1**Applies to **P21\_ACCEN1**Applies to **P22\_ACCEN1**

Mode Name	Access Mode		Description
Supervisor Mode and Safety ENDINIT	-	See bit field definitions above	write access only for masters with supervisor mode
Otherwise (default)	-	See bit field definitions above	

**P23\_ACCEN1****Port 23 Access Enable Register 1** (0F8<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>****P32\_ACCEN1****Port 32 Access Enable Register 1** (0F8<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>****P33\_ACCEN1****Port 33 Access Enable Register 1** (0F8<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>****P34\_ACCEN1****Port 34 Access Enable Register 1** (0F8<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

Field	Bits	Type	Description
<b>0</b>	31:0	r	<b>Reserved</b> Read as 0; should be written with 0

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 171 Access Mode Restrictions sorted by descending priority**

Applies to **P23\_ACCEN1**

Applies to **P32\_ACCEN1**

Applies to **P33\_ACCEN1**

Applies to **P34\_ACCEN1**

Mode Name	Access Mode		Description
Supervisor Mode and Safety ENDINIT	-	See bit field definitions above	write access only for masters with supervisor mode
Otherwise (default)	-	See bit field definitions above	

### Port 00 Access Enable Register 0

Each port has its own dedicated ACCEN0 and ACCEN1 registers.

The Access Enable Register 0 controls write<sup>1)</sup> access for transactions with the on chip bus master TAG ID 000000B to 011111B (see On Chip Bus chapter for the products TAG ID <-> master peripheral mapping). The BPI\_FPI is prepared for a 6-bit TAG ID. The registers ACCEN0 and ACCEN1 are providing one enable bit for each possible 6-bit TAG ID encoding.

Mapping of TAG IDs to ACCEN0.ENx: EN0 -> TAG ID 000000B, EN1 -> TAG ID 000001B , ... , EN31 -> TAG ID 011111B.

1) The BPI\_FPI Access Enable functionality controls only write transactions to the kernel registers. Read transactions are not influenced. SW has to take care for destructive/modifying read functionality in kernel registers.

## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

<b>P00_ACCEN0</b>		
Port 00 Access Enable Register 0	(0FC <sub>H</sub> )	Application Reset Value: FFFF FFFF <sub>H</sub>
<b>P02_ACCEN0</b>		
Port 02 Access Enable Register 0	(0FC <sub>H</sub> )	Application Reset Value: FFFF FFFF <sub>H</sub>
<b>P10_ACCEN0</b>		
Port 10 Access Enable Register 0	(0FC <sub>H</sub> )	Application Reset Value: FFFF FFFF <sub>H</sub>
<b>P11_ACCEN0</b>		
Port 11 Access Enable Register 0	(0FC <sub>H</sub> )	Application Reset Value: FFFF FFFF <sub>H</sub>
<b>P12_ACCEN0</b>		
Port 12 Access Enable Register 0	(0FC <sub>H</sub> )	Application Reset Value: FFFF FFFF <sub>H</sub>
<b>P14_ACCEN0</b>		
Port 14 Access Enable Register 0	(0FC <sub>H</sub> )	Application Reset Value: FFFF FFFF <sub>H</sub>
<b>P15_ACCEN0</b>		
Port 15 Access Enable Register 0	(0FC <sub>H</sub> )	Application Reset Value: FFFF FFFF <sub>H</sub>
<b>P20_ACCEN0</b>		
Port 20 Access Enable Register 0	(0FC <sub>H</sub> )	Application Reset Value: FFFF FFFF <sub>H</sub>
<b>P21_ACCEN0</b>		
Port 21 Access Enable Register 0	(0FC <sub>H</sub> )	Application Reset Value: FFFF FFFF <sub>H</sub>
<b>P22_ACCEN0</b>		
Port 22 Access Enable Register 0	(0FC <sub>H</sub> )	Application Reset Value: FFFF FFFF <sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>EN31</b>	<b>EN30</b>	<b>EN29</b>	<b>EN28</b>	<b>EN27</b>	<b>EN26</b>	<b>EN25</b>	<b>EN24</b>	<b>EN23</b>	<b>EN22</b>	<b>EN21</b>	<b>EN20</b>	<b>EN19</b>	<b>EN18</b>	<b>EN17</b>	<b>EN16</b>
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>EN15</b>	<b>EN14</b>	<b>EN13</b>	<b>EN12</b>	<b>EN11</b>	<b>EN10</b>	<b>EN9</b>	<b>EN8</b>	<b>EN7</b>	<b>EN6</b>	<b>EN5</b>	<b>EN4</b>	<b>EN3</b>	<b>EN2</b>	<b>EN1</b>	<b>EN0</b>
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
<b>ENx (x=0-31)</b>	x	rw	<b>Access Enable for Master TAG ID x</b> This bit enables write access to the module kernel addresses for transactions with the Master TAG ID n 0 <sub>B</sub> Write access will not be executed 1 <sub>B</sub> Write access will be executed



## General Purpose I/O Ports and Peripheral I/O Lines (Ports)

**Table 172 Access Mode Restrictions sorted by descending priority**Applies to **P00\_ACCEN0**Applies to **P02\_ACCEN0**Applies to **P10\_ACCEN0**Applies to **P11\_ACCEN0**Applies to **P12\_ACCEN0**Applies to **P14\_ACCEN0**Applies to **P15\_ACCEN0**Applies to **P20\_ACCEN0**Applies to **P21\_ACCEN0**Applies to **P22\_ACCEN0**

Mode Name	Access Mode		Description
Supervisor Mode and Safety ENDINIT	rw	ENx (x=0-31)	write access only for masters with supervisor mode
Otherwise (default)	r	ENx (x=0-31)	

**P23\_ACCEN0****Port 23 Access Enable Register 0****(0FC<sub>H</sub>)****Application Reset Value: FFFF FFFF<sub>H</sub>****P32\_ACCEN0****Port 32 Access Enable Register 0****(0FC<sub>H</sub>)****Application Reset Value: FFFF FFFF<sub>H</sub>****P33\_ACCEN0****Port 33 Access Enable Register 0****(0FC<sub>H</sub>)****Application Reset Value: FFFF FFFF<sub>H</sub>****P34\_ACCEN0****Port 34 Access Enable Register 0****(0FC<sub>H</sub>)****Application Reset Value: FFFF FFFF<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>EN31</b>	<b>EN30</b>	<b>EN29</b>	<b>EN28</b>	<b>EN27</b>	<b>EN26</b>	<b>EN25</b>	<b>EN24</b>	<b>EN23</b>	<b>EN22</b>	<b>EN21</b>	<b>EN20</b>	<b>EN19</b>	<b>EN18</b>	<b>EN17</b>	<b>EN16</b>
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>EN15</b>	<b>EN14</b>	<b>EN13</b>	<b>EN12</b>	<b>EN11</b>	<b>EN10</b>	<b>EN9</b>	<b>EN8</b>	<b>EN7</b>	<b>EN6</b>	<b>EN5</b>	<b>EN4</b>	<b>EN3</b>	<b>EN2</b>	<b>EN1</b>	<b>EN0</b>
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
<b>ENx (x=0-31)</b>	x	rw	<b>Access Enable for Master TAG ID x</b> This bit enables write access to the module kernel addresses for transactions with the Master TAG ID n 0 <sub>B</sub> Write access will not be executed 1 <sub>B</sub> Write access will be executed

---

**General Purpose I/O Ports and Peripheral I/O Lines (Ports)****Table 173 Access Mode Restrictions sorted by descending priority**Applies to **P23\_ACCENO**Applies to **P32\_ACCENO**Applies to **P33\_ACCENO**Applies to **P34\_ACCENO**

Mode Name	Access Mode		Description
Supervisor Mode and Safety ENDINIT	rw	ENx (x=0-31)	write access only for masters with supervisor mode
Otherwise (default)	r	ENx (x=0-31)	

## 14.4 Connectivity

The connectivity of the Ports is documented in the Pinning documentation of each device.

---

General Purpose I/O Ports and Peripheral I/O Lines (Ports)

## 14.5 Revision History

**Table 174 Revision History V1.8.20 to the latest revision**

Reference	Changes to Previous Version	Comment
<b>V1.8.20</b>		
<a href="#">Page 98</a>	Revision History entries up to V1.8.19 removed.	
<a href="#">Page 32</a>	Removed confusing phrase “, only input selection apply.” from register IOCRx from bitfield description of PC.	
–	Only cosmetic change: register documentation generator merges more reserved bit fields (e.g. “0” or “1” bit fields).	
<b>V1.8.21</b>		
–	No content of this Appx changed. TC3Ax Appx added to delivery package and change in Feature List of family chapter.	

## **15 Safety Management Unit (SMU)**

This chapter describes the Safety Management Unit (short SMU) module of the TC35x.

### **15.1 TC35x Specific IP Configuration**

See features in family spec.

## Safety Management Unit (SMU)

### 15.2 TC35x Specific Register Set

#### SMU\_core Specific Register Set

#### Register Address Space Table

**Table 175 Register Address Space - SMU**

Module	Base Address	End Address	Note
SMU	F0036800 <sub>H</sub>	F0036FFF <sub>H</sub>	FPI slave interface

#### Register Overview Table

**Table 176 Register Overview - SMU (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SMU_CLC	Clock Control Register	000 <sub>H</sub>	U,SV	SV,P	Application Reset	See Family Spec
SMU_ID	Module Identification Register	008 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
SMU_CMD	Command Register	020 <sub>H</sub>	U,SV	SV,P,32	Application Reset	See Family Spec
SMU_STS	Status Register	024 <sub>H</sub>	U,SV	SV,P,32	Application Reset	See Family Spec
SMU_FSP	Fault Signaling Protocol	028 <sub>H</sub>	U,SV	SV,P,SE,32	PowerOn Reset	See Family Spec
SMU_AGC	Alarm Global Configuration	02C <sub>H</sub>	U,SV	SV,P,SE,32	Application Reset	See Family Spec
SMU_RTC	Recovery Timer Configuration	030 <sub>H</sub>	U,SV	SV,P,SE,32	Application Reset	See Family Spec
SMU_KEYS	Key Register	034 <sub>H</sub>	U,SV	SV,P,SE,32	Application Reset	See Family Spec
SMU_DBG	Debug Register	038 <sub>H</sub>	U,SV	BE	PowerOn Reset	See Family Spec

## Safety Management Unit (SMU)

Table 176 Register Overview - SMU (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SMU_PCTL	Port Control	03C <sub>H</sub>	U,SV	SV,P,SE,32	PowerOn Reset	See Family Spec
SMU_AFCNT	Alarm and Fault Counter	040 <sub>H</sub>	U,SV	BE	PowerOn Reset	See Family Spec
SMU_RTAC00	Recovery Timer 0 Alarm Configuration 0	060 <sub>H</sub>	U,SV	SV,P,SE,32	Application Reset	See Family Spec
SMU_RTAC01	Recovery Timer 0 Alarm Configuration 1	064 <sub>H</sub>	U,SV	SV,P,SE,32	Application Reset	See Family Spec
SMU_RTAC10	Recovery Timer 1 Alarm Configuration 0	068 <sub>H</sub>	U,SV	SV,P,SE,32	Application Reset	See Family Spec
SMU_RTAC11	Recovery Timer 1 Alarm Configuration 1	06C <sub>H</sub>	U,SV	SV,P,SE,32	Application Reset	See Family Spec
SMU_AEX	Alarm Executed Status Register	070 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
SMU_AEXCLR	Alarm Executed Status Clear Register	074 <sub>H</sub>	U,SV	SV,P,SE,32	Application Reset	See Family Spec
SMU_AGiCFj (i=0-1;j=0-2) (i=2;j=0-2) (i=3-5;j=0-2) (i=6;j=0-2) (i=7;j=0-2) (i=8;j=0-2) (i=9;j=0-2) (i=10;j=0-2) (i=11;j=0-2)	Alarm Configuration Register	100 <sub>H</sub> +i*12+j*4	U,SV	SV,P,SE,32	Application Reset	<b>5</b>
SMU_AGiFSP (i=0-11)	SMU_core FSP Configuration Register	190 <sub>H</sub> +i*4	U,SV	SV,P,SE,32	Application Reset	<b>10</b>
SMU_AGi (i=0-11)	Alarm Status Register	1C0 <sub>H</sub> +i*4	U,SV	SV,P,SE,32	Application Reset	<b>15</b>
SMU_ADi (i=0-11)	Alarm Debug Register	200 <sub>H</sub> +i*4	U,SV	BE	PowerOn Reset	<b>19</b>
SMU_RMCTL	Register Monitor Control	300 <sub>H</sub>	U,SV	SV,P,SE,32	Application Reset	See Family Spec

## Safety Management Unit (SMU)

**Table 176 Register Overview - SMU (ascending Offset Address) (cont'd)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SMU_RMEF	Register Monitor Error Flags	304 <sub>H</sub>	U,SV	SV,P,SE,32	Application Reset	See Family Spec
SMU_RMSTS	Register Monitor Self Test Status	308 <sub>H</sub>	U,SV	SV,P,SE,32	Application Reset	See Family Spec
SMU_OCS	OCDS Control and Status	7E8 <sub>H</sub>	U,SV	SV,P,OEN	Debug Reset	See Family Spec
SMU_ACCEN1	SMU_core Access Enable Register 1	7F8 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
SMU_ACCEN0	SMU_core Access Enable Register 0	7FC <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec

### SMU\_stdby Specific Register Set

For SMU\_stdby specific register set refer to the Power Management System chapter.

## 15.3 TC35x Specific Registers

## Safety Management Unit (SMU)

## 15.3.1 TC35x Specific Registers

## 15.3.1.1 FPI slave interface

## Alarm Configuration Register

SMU\_AGiCFj (i=0-1;j=0-2)

Alarm Configuration Register

(100<sub>H</sub>+i\*12+j\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	CF24	CF23	CF22	0	0	0	0	0	0
r	r	r	r	r	r	r	rw	rw	rw	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	CF14	CF13	CF12	CF11	CF10	CF9	CF8	CF7	CF6	CF5	CF4	0	CF2	CF1	CF0
r	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	rw	rw	rw

Field	Bits	Type	Description
CFz (z=0-2,4-14,22-24)	z	rw	<b>Configuration flag x (x=0-2) for alarm z belonging to alarm group i.</b> The configuration flags 0, 1 and 2 must be used together to define the behavior of the SMU_core when a fault state is reported by the alarm n belonging to this group. 0 <sub>B</sub> Configuration flag x (x=0-2) is set to 0 1 <sub>B</sub> Configuration flag x (x=0-2) is set to 1
0	31, 30, 29, 28, 27, 26, 25, 21, 20, 19, 18, 17, 16, 15, 3	r	<b>Reserved</b> Read as 0; should be written with 0.

SMU\_AGiCFj (i=2;j=0-2)

Alarm Configuration Register

(100<sub>H</sub>+i\*12+j\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	CF24	CF23	CF22	0	0	0	0	0	0
r	r	r	r	r	r	r	rw	rw	rw	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	CF14	CF13	CF12	CF11	CF10	CF9	CF8	CF7	CF6	CF5	CF4	0	0	CF1	0
r	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	r



## Safety Management Unit (SMU)

Field	Bits	Type	Description
<b>CFz (z=1,4-14,22-24)</b>	z	rw	<b>Configuration flag x (x=0-2) for alarm z belonging to alarm group i.</b> The configuration flags 0, 1 and 2 must be used together to define the behavior of the SMU_core when a fault state is reported by the alarm n belonging to this group. 0 <sub>B</sub> Configuration flag x (x=0-2) is set to 0 1 <sub>B</sub> Configuration flag x (x=0-2) is set to 1
<b>0</b>	31, 30, 29, 28, 27, 26, 25, 21, 20, 19, 18, 17, 16, 15, 3, 2, 0	r	<b>Reserved</b> Read as 0; should be written with 0.

## SMU\_AGiCFj (i=3-5;j=0-2)

## Alarm Configuration Register

(100<sub>H</sub>+i\*12+j\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Field	Bits	Type	Description
<b>0</b>	31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0	r	<b>Reserved</b> Read as 0; should be written with 0.

## Safety Management Unit (SMU)

## SMU\_AGiCFj (i=6;j=0-2)

## Alarm Configuration Register

(100<sub>H</sub>+i\*12+j\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	CF25	CF24	CF23	0	CF21	CF20	CF19	CF18	CF17	CF16
r	r	r	r	r	r	rw	rw	rw	r	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CF15	CF14	CF13	0	0	0	0	CF8	CF7	CF6	CF5	CF4	CF3	CF2	CF1	CF0
rw	rw	rw	r	r	r	r	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
CFz (z=0-8,13-21,23-25)	z	rw	<b>Configuration flag x (x=0-2) for alarm z belonging to alarm group i.</b> The configuration flags 0, 1 and 2 must be used together to define the behavior of the SMU_core when a fault state is reported by the alarm n belonging to this group. 0 <sub>B</sub> Configuration flag x (x=0-2) is set to 0 1 <sub>B</sub> Configuration flag x (x=0-2) is set to 1
0	31, 30, 29, 28, 27, 26, 22, 12, 11, 10, 9	r	<b>Reserved</b> Read as 0; should be written with 0.

## SMU\_AGiCFj (i=7;j=0-2)

## Alarm Configuration Register

(100<sub>H</sub>+i\*12+j\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CF31	CF30	CF29	CF28	CF27	CF26	CF25	CF24	CF23	CF22	CF21	CF20	0	0	CF17	CF16
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CF15	CF14	CF13	CF12	0	0	0	CF8	CF7	CF6	CF5	CF4	CF3	CF2	CF1	CF0
rw	rw	rw	rw	r	r	r	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
CFz (z=0-8,12-17,20-31)	z	rw	<b>Configuration flag x (x=0-2) for alarm z belonging to alarm group i.</b> The configuration flags 0, 1 and 2 must be used together to define the behavior of the SMU_core when a fault state is reported by the alarm n belonging to this group. 0 <sub>B</sub> Configuration flag x (x=0-2) is set to 0 1 <sub>B</sub> Configuration flag x (x=0-2) is set to 1
0	19, 18, 11, 10, 9	r	<b>Reserved</b> Read as 0; should be written with 0.

## Safety Management Unit (SMU)

## SMU\_AGiCFj (i=8;j=0,2)

## Alarm Configuration Register

(100<sub>H</sub>+i\*12+j\*4)Application Reset Value: 0001 FC00<sub>H</sub>

## SMU\_AGiCFj (i=8;j=1)

## Alarm Configuration Register

(100<sub>H</sub>+i\*12+j\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CF31	CF30	CF29	CF28	CF27	CF26	CF25	0	CF23	CF22	CF21	CF20	CF19	CF18	CF17	CF16
rw	rw	rw	rw	rw	rw	rw	r	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	CF12	CF11	CF10	CF9	CF8	CF7	CF6	CF5	CF4	CF3	CF2	CF1	CF0
r	r	r	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
CFz (z=0-12,16-23,25-31)	z	rw	<b>Configuration flag x (x=0-2) for alarm z belonging to alarm group i.</b> The configuration flags 0, 1 and 2 must be used together to define the behavior of the SMU_core when a fault state is reported by the alarm n belonging to this group. 0 <sub>B</sub> Configuration flag x (x=0-2) is set to 0 1 <sub>B</sub> Configuration flag x (x=0-2) is set to 1
0	24, 15, 14, 13	r	<b>Reserved</b> Read as 0; should be written with 0.

## SMU\_AGiCFj (i=9;j=0-2)

## Alarm Configuration Register

(100<sub>H</sub>+i\*12+j\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CF31	CF30	CF29	CF28	0	0	0	0	CF23	CF22	CF21	CF20	0	0	CF17	CF16
rw	rw	rw	rw	r	r	r	r	rw	rw	rw	rw	r	r	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CF15	0	0	0	0	0	0	0	0	0	CF5	0	CF3	0	CF1	CF0
rw	r	r	r	r	r	r	r	r	r	rw	r	rw	r	rw	rw

Field	Bits	Type	Description
CFz (z=0-1,3,5,15-17,20-23,28-31)	z	rw	<b>Configuration flag x (x=0-2) for alarm z belonging to alarm group i.</b> The configuration flags 0, 1 and 2 must be used together to define the behavior of the SMU_core when a fault state is reported by the alarm n belonging to this group. 0 <sub>B</sub> Configuration flag x (x=0-2) is set to 0 1 <sub>B</sub> Configuration flag x (x=0-2) is set to 1

## Safety Management Unit (SMU)

Field	Bits	Type	Description
0	27, 26, 25, 24, 19, 18, 14, 13, 12, 11, 10, 9, 8, 7, 6, 4, 2	r	<b>Reserved</b> Read as 0; should be written with 0.

## SMU\_AGiCFj (i=10;j=0)

## Alarm Configuration Register

(100<sub>H</sub>+i\*12+j\*4)Application Reset Value: 0000 0000<sub>H</sub>

## SMU\_AGiCFj (i=10;j=1-2)

## Alarm Configuration Register

(100<sub>H</sub>+i\*12+j\*4)Application Reset Value: 0003 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	CF22	CF21	CF20	0	CF18	CF17	CF16
r	r	r	r	r	r	r	r	r	rw	rw	rw	r	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CF15	CF14	CF13	CF12	CF11	CF10	CF9	CF8	CF7	CF6	CF5	CF4	CF3	CF2	CF1	CF0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
CFz (z=0-18,20-22)	z	rw	<b>Configuration flag x (x=0-2) for alarm z belonging to alarm group i.</b> The configuration flags 0, 1 and 2 must be used together to define the behavior of the SMU_core when a fault state is reported by the alarm n belonging to this group. 0 <sub>B</sub> Configuration flag x (x=0-2) is set to 0 1 <sub>B</sub> Configuration flag x (x=0-2) is set to 1
0	31, 30, 29, 28, 27, 26, 25, 24, 23, 19	r	<b>Reserved</b> Read as 0; should be written with 0.

## SMU\_AGiCFj (i=11;j=0-2)

## Alarm Configuration Register

(100<sub>H</sub>+i\*12+j\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	CF13	CF12	0	0	CF9	0	CF7	CF6	CF5	CF4	CF3	CF2	CF1	CF0
r	r	rw	rw	r	r	rw	r	rw	rw	rw	rw	rw	rw	rw	rw

## Safety Management Unit (SMU)

Field	Bits	Type	Description
<b>CFz (z=0-7,9,12-13)</b>	z	rw	<b>Configuration flag x (x=0-2) for alarm z belonging to alarm group i.</b> The configuration flags 0, 1 and 2 must be used together to define the behavior of the SMU_core when a fault state is reported by the alarm n belonging to this group. 0 <sub>B</sub> Configuration flag x (x=0-2) is set to 0 1 <sub>B</sub> Configuration flag x (x=0-2) is set to 1
<b>0</b>	31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 11, 10, 8	r	<b>Reserved</b> Read as 0; should be written with 0.

## SMU\_core FSP Configuration Register

## SMU\_AGiFSP (i=0-1)

**SMU\_core FSP Configuration Register** (190<sub>H</sub>+i\*4) **Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	FE24	FE23	FE22	0	0	0	0	0	0
r	r	r	r	r	r	r	rw	rw	rw	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	FE14	FE13	FE12	FE11	FE10	FE9	FE8	FE7	FE6	FE5	FE4	0	FE2	FE1	FE0
r	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	rw	rw	rw

Field	Bits	Type	Description
<b>FEz (z=0-2,4-14,22-24)</b>	z	rw	<b>Fault signaling configuration flag for alarm z belonging to alarm group i.</b> 0 <sub>B</sub> FSP disabled for this alarm event 1 <sub>B</sub> FSP enabled for this alarm event
<b>0</b>	31, 30, 29, 28, 27, 26, 25, 21, 20, 19, 18, 17, 16, 15, 3	r	<b>Reserved</b> Read as 0; should be written with 0.

## Safety Management Unit (SMU)

## SMU\_AGiFSP (i=2)

## SMU\_core FSP Configuration Register

(190<sub>H</sub>+i\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	FE24	FE23	FE22	0	0	0	0	0	0
r	r	r	r	r	r	r	rw	rw	rw	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	FE14	FE13	FE12	FE11	FE10	FE9	FE8	FE7	FE6	FE5	FE4	0	0	FE1	0
r	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	r

Field	Bits	Type	Description
FEz (z=1,4-14,22-24)	z	rw	<b>Fault signaling configuration flag for alarm z belonging to alarm group i.</b> 0 <sub>B</sub> FSP disabled for this alarm event 1 <sub>B</sub> FSP enabled for this alarm event
0	31, 30, 29, 28, 27, 26, 25, 21, 20, 19, 18, 17, 16, 15, 3, 2, 0	r	<b>Reserved</b> Read as 0; should be written with 0.

## SMU\_AGiFSP (i=3-5)

## SMU\_core FSP Configuration Register

(190<sub>H</sub>+i\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Field	Bits	Type	Description
0	31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0	r	<b>Reserved</b> Read as 0; should be written with 0.

## Safety Management Unit (SMU)

## SMU\_AGiFSP (i=6)

SMU\_core FSP Configuration Register (190<sub>H</sub>+i\*4) Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	FE25	FE24	FE23	0	FE21	FE20	FE19	FE18	FE17	FE16
r	r	r	r	r	r	rw	rw	rw	r	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FE15	FE14	FE13	0	0	0	0	FE8	FE7	FE6	FE5	FE4	FE3	FE2	FE1	FE0
rw	rw	rw	r	r	r	r	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
FEz (z=0-8,13-21,23-25)	z	rw	<b>Fault signaling configuration flag for alarm z belonging to alarm group i.</b> 0 <sub>B</sub> FSP disabled for this alarm event 1 <sub>B</sub> FSP enabled for this alarm event
0	31, 30, 29, 28, 27, 26, 22, 12, 11, 10, 9	r	<b>Reserved</b> Read as 0; should be written with 0.

## SMU\_AGiFSP (i=7)

SMU\_core FSP Configuration Register (190<sub>H</sub>+i\*4) Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
FE31	FE30	FE29	FE28	FE27	FE26	FE25	FE24	FE23	FE22	FE21	FE20	0	0	FE17	FE16
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FE15	FE14	FE13	FE12	0	0	0	FE8	FE7	FE6	FE5	FE4	FE3	FE2	FE1	FE0
rw	rw	rw	rw	r	r	r	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
FEz (z=0-8,12-17,20-31)	z	rw	<b>Fault signaling configuration flag for alarm z belonging to alarm group i.</b> 0 <sub>B</sub> FSP disabled for this alarm event 1 <sub>B</sub> FSP enabled for this alarm event
0	19, 18, 11, 10, 9	r	<b>Reserved</b> Read as 0; should be written with 0.

## Safety Management Unit (SMU)

## SMU\_AGiFSP (i=8)

SMU\_core FSP Configuration Register (190<sub>H</sub>+i\*4) Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
FE31	FE30	FE29	FE28	FE27	FE26	FE25	0	FE23	FE22	FE21	FE20	FE19	FE18	FE17	FE16
rw	rw	rw	rw	rw	rw	rw	r	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	FE12	FE11	FE10	FE9	FE8	FE7	FE6	FE5	FE4	FE3	FE2	FE1	FE0
r	r	r	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
FEz (z=0-12,16-23,25-31)	z	rw	<b>Fault signaling configuration flag for alarm z belonging to alarm group i.</b> 0 <sub>B</sub> FSP disabled for this alarm event 1 <sub>B</sub> FSP enabled for this alarm event
0	24, 15, 14, 13	r	<b>Reserved</b> Read as 0; should be written with 0.

## SMU\_AGiFSP (i=9)

SMU\_core FSP Configuration Register (190<sub>H</sub>+i\*4) Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
FE31	FE30	FE29	FE28	0	0	0	0	FE23	FE22	FE21	FE20	0	0	FE17	FE16
rw	rw	rw	rw	r	r	r	r	rw	rw	rw	rw	r	r	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FE15	0	0	0	0	0	0	0	0	0	FE5	0	FE3	0	FE1	FE0
rw	r	r	r	r	r	r	r	r	r	rw	r	rw	r	rw	rw

Field	Bits	Type	Description
FEz (z=0-1,3,5,15-17,20-23,28-31)	z	rw	<b>Fault signaling configuration flag for alarm z belonging to alarm group i.</b> 0 <sub>B</sub> FSP disabled for this alarm event 1 <sub>B</sub> FSP enabled for this alarm event
0	27, 26, 25, 24, 19, 18, 14, 13, 12, 11, 10, 9, 8, 7, 6, 4, 2	r	<b>Reserved</b> Read as 0; should be written with 0.



## Safety Management Unit (SMU)

## SMU\_AGiFSP (i=10)

SMU\_core FSP Configuration Register (190<sub>H</sub>+i\*4) Application Reset Value: 0003 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	FE22	FE21	FE20	0	FE18	FE17	FE16
r	r	r	r	r	r	r	r	r	rw	rw	rw	r	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FE15	FE14	FE13	FE12	FE11	FE10	FE9	FE8	FE7	FE6	FE5	FE4	FE3	FE2	FE1	FE0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
FEz (z=0-18,20-22)	z	rw	<b>Fault signaling configuration flag for alarm z belonging to alarm group i.</b> 0 <sub>B</sub> FSP disabled for this alarm event 1 <sub>B</sub> FSP enabled for this alarm event
0	31, 30, 29, 28, 27, 26, 25, 24, 23, 19	r	<b>Reserved</b> Read as 0; should be written with 0.

## SMU\_AGiFSP (i=11)

SMU\_core FSP Configuration Register (190<sub>H</sub>+i\*4) Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	FE13	FE12	0	0	FE9	0	FE7	FE6	FE5	FE4	FE3	FE2	FE1	FE0
r	r	rw	rw	r	r	rw	r	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
FEz (z=0-7,9,12-13)	z	rw	<b>Fault signaling configuration flag for alarm z belonging to alarm group i.</b> 0 <sub>B</sub> FSP disabled for this alarm event 1 <sub>B</sub> FSP enabled for this alarm event
0	31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 11, 10, 8	r	<b>Reserved</b> Read as 0; should be written with 0.

## Safety Management Unit (SMU)

### Alarm Status Register

Refer to Alarm Status Registers for the conditions to set and reset the status flag by software.

#### SMU\_AGi (i=0-1)

Alarm Status Register							(1C0 <sub>H</sub> +i*4)			Application Reset Value: 0000 0000 <sub>H</sub>						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
0	0	0	0	0	0	0	SF24	SF23	SF22	0	0	0	0	0	0	
r	r	r	r	r	r	r	rwh	rwh	rwh	r	r	r	r	r	r	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	SF14	SF13	SF12	SF11	SF10	SF9	SF8	SF7	SF6	SF5	SF4	0	SF2	SF1	SF0	
r	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	r	rwh	rwh	rwh	

Field	Bits	Type	Description
<b>SFz (z=0-2,4-14,22-24)</b>	z	rwh	<b>Status flag for alarm z belonging to alarm group i.</b> 0 <sub>B</sub> Status flag z does not report a fault condition 1 <sub>B</sub> Status flag z reports a fault condition
<b>0</b>	31, 30, 29, 28, 27, 26, 25, 21, 20, 19, 18, 17, 16, 15, 3	r	<b>Reserved</b> Read as 0; should be written with 0.

#### SMU\_AGi (i=2)

Alarm Status Register							(1C0 <sub>H</sub> +i*4)			Application Reset Value: 0000 0000 <sub>H</sub>						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
0	0	0	0	0	0	0	SF24	SF23	SF22	0	0	0	0	0	0	
r	r	r	r	r	r	r	rwh	rwh	rwh	r	r	r	r	r	r	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	SF14	SF13	SF12	SF11	SF10	SF9	SF8	SF7	SF6	SF5	SF4	0	0	SF1	0	
r	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	r	r	rwh	r	

Field	Bits	Type	Description
<b>SFz (z=1,4-14,22-24)</b>	z	rwh	<b>Status flag for alarm z belonging to alarm group i.</b> 0 <sub>B</sub> Status flag z does not report a fault condition 1 <sub>B</sub> Status flag z reports a fault condition
<b>0</b>	31, 30, 29, 28, 27, 26, 25, 21, 20, 19, 18, 17, 16, 15, 3, 2, 0	r	<b>Reserved</b> Read as 0; should be written with 0.

## Safety Management Unit (SMU)

## SMU\_AGi (i=3-5)

## Alarm Status Register

(1C0<sub>H</sub>+i\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Field	Bits	Type	Description
0	31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0	r	<b>Reserved</b> Read as 0; should be written with 0.

## SMU\_AGi (i=6)

## Alarm Status Register

(1C0<sub>H</sub>+i\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	SF25	SF24	SF23	0	SF21	SF20	SF19	SF18	SF17	SF16
r	r	r	r	r	r	rwh	rwh	rwh	r	rwh	rwh	rwh	rwh	rwh	rwh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SF15	SF14	SF13	0	0	0	0	SF8	SF7	SF6	SF5	SF4	SF3	SF2	SF1	SF0
rwh	rwh	rwh	r	r	r	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh

Field	Bits	Type	Description
SFz (z=0-8,13-21,23-25)	z	rwh	<b>Status flag for alarm z belonging to alarm group i.</b> 0 <sub>B</sub> Status flag z does not report a fault condition 1 <sub>B</sub> Status flag z reports a fault condition
0	31, 30, 29, 28, 27, 26, 22, 12, 11, 10, 9	r	<b>Reserved</b> Read as 0; should be written with 0.

## Safety Management Unit (SMU)

## SMU\_AGi (i=7)

## Alarm Status Register

(1C0<sub>H</sub>+i\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SF31	SF30	SF29	SF28	SF27	SF26	SF25	SF24	SF23	SF22	SF21	SF20	0	0	SF17	SF16
rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	r	r	rwh	rwh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SF15	SF14	SF13	SF12	0	0	0	SF8	SF7	SF6	SF5	SF4	SF3	SF2	SF1	SF0
rwh	rwh	rwh	rwh	r	r	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh

Field	Bits	Type	Description
SFz (z=0-8,12-17,20-31)	z	rwh	<b>Status flag for alarm z belonging to alarm group i.</b> 0 <sub>B</sub> Status flag z does not report a fault condition 1 <sub>B</sub> Status flag z reports a fault condition
0	19, 18, 11, 10, 9	r	<b>Reserved</b> Read as 0; should be written with 0.

## SMU\_AGi (i=8)

## Alarm Status Register

(1C0<sub>H</sub>+i\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SF31	SF30	SF29	SF28	SF27	SF26	SF25	0	SF23	SF22	SF21	SF20	SF19	SF18	SF17	SF16
rwh	rwh	rwh	rwh	rwh	rwh	rwh	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	SF12	SF11	SF10	SF9	SF8	SF7	SF6	SF5	SF4	SF3	SF2	SF1	SF0
r	r	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh

Field	Bits	Type	Description
SFz (z=0-12,16-23,25-31)	z	rwh	<b>Status flag for alarm z belonging to alarm group i.</b> 0 <sub>B</sub> Status flag z does not report a fault condition 1 <sub>B</sub> Status flag z reports a fault condition
0	24, 15, 14, 13	r	<b>Reserved</b> Read as 0; should be written with 0.

## Safety Management Unit (SMU)

## SMU\_AGi (i=9)

## Alarm Status Register

(1C0<sub>H</sub>+i\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SF31	SF30	SF29	SF28	0	0	0	0	SF23	SF22	SF21	SF20	0	0	SF17	SF16
rwh	rwh	rwh	rwh	r	r	r	r	rwh	rwh	rwh	rwh	r	r	rwh	rwh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SF15	0	0	0	0	0	0	0	0	0	SF5	0	SF3	0	SF1	SF0
rwh	r	r	r	r	r	r	r	r	r	rwh	r	rwh	r	rwh	rwh

Field	Bits	Type	Description
SFz (z=0-1,3,5,15-17,20-23,28-31)	z	rwh	<b>Status flag for alarm z belonging to alarm group i.</b> 0 <sub>B</sub> Status flag z does not report a fault condition 1 <sub>B</sub> Status flag z reports a fault condition
0	27, 26, 25, 24, 19, 18, 14, 13, 12, 11, 10, 9, 8, 7, 6, 4, 2	r	<b>Reserved</b> Read as 0; should be written with 0.

## SMU\_AGi (i=10)

## Alarm Status Register

(1C0<sub>H</sub>+i\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	SF22	SF21	SF20	0	SF18	SF17	SF16
r	r	r	r	r	r	r	r	r	rwh	rwh	rwh	r	rwh	rwh	rwh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SF15	SF14	SF13	SF12	SF11	SF10	SF9	SF8	SF7	SF6	SF5	SF4	SF3	SF2	SF1	SF0
rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh

Field	Bits	Type	Description
SFz (z=0-18,20-22)	z	rwh	<b>Status flag for alarm z belonging to alarm group i.</b> 0 <sub>B</sub> Status flag z does not report a fault condition 1 <sub>B</sub> Status flag z reports a fault condition
0	31, 30, 29, 28, 27, 26, 25, 24, 23, 19	r	<b>Reserved</b> Read as 0; should be written with 0.

## Safety Management Unit (SMU)

## SMU\_AGi (i=11)

## Alarm Status Register

(1C0<sub>H</sub>+i\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	SF13	SF12	0	0	SF9	0	SF7	SF6	SF5	SF4	SF3	SF2	SF1	SF0
r	r	rwh	rwh	r	r	rwh	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh

Field	Bits	Type	Description
SFz (z=0-7,9,12-13)	z	rwh	<b>Status flag for alarm z belonging to alarm group i.</b> 0 <sub>B</sub> Status flag z does not report a fault condition 1 <sub>B</sub> Status flag z reports a fault condition
0	31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 11, 10, 8	r	<b>Reserved</b> Read as 0; should be written with 0.

## Alarm Debug Register

Note: Writing to this register has no effect

## SMU\_ADi (i=0-1)

## Alarm Debug Register

(200<sub>H</sub>+i\*4)PowerOn Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	DF24	DF23	DF22	0	0	0	0	0	0
r	r	r	r	r	r	r	rh	rh	rh	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	DF14	DF13	DF12	DF11	DF10	DF9	DF8	DF7	DF6	DF5	DF4	0	DF2	DF1	DF0
r	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	r	rh	rh	rh

Field	Bits	Type	Description
DFz (z=0-2,4-14,22-24)	z	rh	<b>Diagnosis flag for alarm z belonging to alarm group i.</b> The diagnosis registers make a snapshot of the alarm group status registers when either the executed alarm action is a reset or a state machine transition to FAULT state takes place. 0 <sub>B</sub> Status flag z does not report a fault condition 1 <sub>B</sub> Status flag z reports a fault condition

## Safety Management Unit (SMU)

Field	Bits	Type	Description
<b>0</b>	31, 30, 29, 28, 27, 26, 25, 21, 20, 19, 18, 17, 16, 15, 3	r	<b>Reserved</b> Read as 0; should be written with 0.

## SMU\_ADi (i=2)

## Alarm Debug Register

(200<sub>H</sub>+i\*4)PowerOn Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>DF24</b>	<b>DF23</b>	<b>DF22</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
r	r	r	r	r	r	r	rh	rh	rh	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>0</b>	<b>DF14</b>	<b>DF13</b>	<b>DF12</b>	<b>DF11</b>	<b>DF10</b>	<b>DF9</b>	<b>DF8</b>	<b>DF7</b>	<b>DF6</b>	<b>DF5</b>	<b>DF4</b>	<b>0</b>	<b>0</b>	<b>DF1</b>	<b>0</b>
r	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	r	r	rh	r

Field	Bits	Type	Description
<b>DFz (z=1,4-14,22-24)</b>	z	rh	<b>Diagnosis flag for alarm z belonging to alarm group i.</b> The diagnosis registers make a snapshot of the alarm group status registers when either the executed alarm action is a reset or a state machine transition to FAULT state takes place. 0 <sub>B</sub> Status flag z does not report a fault condition 1 <sub>B</sub> Status flag z reports a fault condition
<b>0</b>	31, 30, 29, 28, 27, 26, 25, 21, 20, 19, 18, 17, 16, 15, 3, 2, 0	r	<b>Reserved</b> Read as 0; should be written with 0.

## SMU\_ADi (i=3-5)

## Alarm Debug Register

(200<sub>H</sub>+i\*4)PowerOn Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

## Safety Management Unit (SMU)

Field	Bits	Type	Description
<b>0</b>	31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0	r	<b>Reserved</b> Read as 0; should be written with 0.

## SMU\_ADi (i=6)

## Alarm Debug Register

(200<sub>H</sub>+i\*4)PowerOn Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>DF25</b>	<b>DF24</b>	<b>DF23</b>	<b>0</b>	<b>DF21</b>	<b>DF20</b>	<b>DF19</b>	<b>DF18</b>	<b>DF17</b>	<b>DF16</b>
r	r	r	r	r	r	rh	rh	rh	r	rh	rh	rh	rh	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>DF15</b>	<b>DF14</b>	<b>DF13</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>DF8</b>	<b>DF7</b>	<b>DF6</b>	<b>DF5</b>	<b>DF4</b>	<b>DF3</b>	<b>DF2</b>	<b>DF1</b>	<b>DF0</b>
rh	rh	rh	r	r	r	r	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
<b>DFz (z=0-8,13-21,23-25)</b>	z	rh	<b>Diagnosis flag for alarm z belonging to alarm group i.</b> The diagnosis registers make a snapshot of the alarm group status registers when either the executed alarm action is a reset or a state machine transition to FAULT state takes place. 0 <sub>B</sub> Status flag z does not report a fault condition 1 <sub>B</sub> Status flag z reports a fault condition
<b>0</b>	31, 30, 29, 28, 27, 26, 22, 12, 11, 10, 9	r	<b>Reserved</b> Read as 0; should be written with 0.

## SMU\_ADi (i=7)

## Alarm Debug Register

(200<sub>H</sub>+i\*4)PowerOn Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>DF31</b>	<b>DF30</b>	<b>DF29</b>	<b>DF28</b>	<b>DF27</b>	<b>DF26</b>	<b>DF25</b>	<b>DF24</b>	<b>DF23</b>	<b>DF22</b>	<b>DF21</b>	<b>DF20</b>	<b>0</b>	<b>0</b>	<b>DF17</b>	<b>DF16</b>
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	r	r	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>DF15</b>	<b>DF14</b>	<b>DF13</b>	<b>DF12</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>DF8</b>	<b>DF7</b>	<b>DF6</b>	<b>DF5</b>	<b>DF4</b>	<b>DF3</b>	<b>DF2</b>	<b>DF1</b>	<b>DF0</b>
rh	rh	rh	rh	r	r	r	rh	rh	rh	rh	rh	rh	rh	rh	rh



## Safety Management Unit (SMU)

Field	Bits	Type	Description
<b>DFz (z=0-8,12-17,20-31)</b>	z	rh	<b>Diagnosis flag for alarm z belonging to alarm group i.</b> The diagnosis registers make a snapshot of the alarm group status registers when either the executed alarm action is a reset or a state machine transition to FAULT state takes place. 0 <sub>B</sub> Status flag z does not report a fault condition 1 <sub>B</sub> Status flag z reports a fault condition
<b>0</b>	19, 18, 11, 10, 9	r	<b>Reserved</b> Read as 0; should be written with 0.

## SMU\_ADi (i=8)

## Alarm Debug Register

(200<sub>H</sub>+i\*4)PowerOn Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>DF31</b>	<b>DF30</b>	<b>DF29</b>	<b>DF28</b>	<b>DF27</b>	<b>DF26</b>	<b>DF25</b>	<b>0</b>	<b>DF23</b>	<b>DF22</b>	<b>DF21</b>	<b>DF20</b>	<b>DF19</b>	<b>DF18</b>	<b>DF17</b>	<b>DF16</b>
rh	rh	rh	rh	rh	rh	rh	r	rh	rh	rh	rh	rh	rh	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>0</b>	<b>0</b>	<b>0</b>	<b>DF12</b>	<b>DF11</b>	<b>DF10</b>	<b>DF9</b>	<b>DF8</b>	<b>DF7</b>	<b>DF6</b>	<b>DF5</b>	<b>DF4</b>	<b>DF3</b>	<b>DF2</b>	<b>DF1</b>	<b>DF0</b>
r	r	r	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
<b>DFz (z=0-12,16-23,25-31)</b>	z	rh	<b>Diagnosis flag for alarm z belonging to alarm group i.</b> The diagnosis registers make a snapshot of the alarm group status registers when either the executed alarm action is a reset or a state machine transition to FAULT state takes place. 0 <sub>B</sub> Status flag z does not report a fault condition 1 <sub>B</sub> Status flag z reports a fault condition
<b>0</b>	24, 15, 14, 13	r	<b>Reserved</b> Read as 0; should be written with 0.

## SMU\_ADi (i=9)

## Alarm Debug Register

(200<sub>H</sub>+i\*4)PowerOn Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>DF31</b>	<b>DF30</b>	<b>DF29</b>	<b>DF28</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>DF23</b>	<b>DF22</b>	<b>DF21</b>	<b>DF20</b>	<b>0</b>	<b>0</b>	<b>DF17</b>	<b>DF16</b>
rh	rh	rh	rh	r	r	r	r	rh	rh	rh	rh	r	r	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>DF15</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>DF5</b>	<b>0</b>	<b>DF3</b>	<b>0</b>	<b>DF1</b>	<b>DF0</b>
rh	r	r	r	r	r	r	r	r	r	rh	r	rh	r	rh	rh

## Safety Management Unit (SMU)

Field	Bits	Type	Description
<b>DFz (z=0-1,3,5,15-17,20-23,28-31)</b>	z	rh	<b>Diagnosis flag for alarm z belonging to alarm group i.</b> The diagnosis registers make a snapshot of the alarm group status registers when either the executed alarm action is a reset or a state machine transition to FAULT state takes place. 0 <sub>B</sub> Status flag z does not report a fault condition 1 <sub>B</sub> Status flag z reports a fault condition
<b>0</b>	27, 26, 25, 24, 19, 18, 14, 13, 12, 11, 10, 9, 8, 7, 6, 4, 2	r	<b>Reserved</b> Read as 0; should be written with 0.

## SMU\_ADi (i=10)

## Alarm Debug Register

(200<sub>H</sub>+i\*4)PowerOn Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	DF22	DF21	DF20	0	DF18	DF17	DF16
r	r	r	r	r	r	r	r	r	rh	rh	rh	r	rh	rh	rh
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DF15	DF14	DF13	DF12	DF11	DF10	DF9	DF8	DF7	DF6	DF5	DF4	DF3	DF2	DF1	DF0
rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
<b>DFz (z=0-18,20-22)</b>	z	rh	<b>Diagnosis flag for alarm z belonging to alarm group i.</b> The diagnosis registers make a snapshot of the alarm group status registers when either the executed alarm action is a reset or a state machine transition to FAULT state takes place. 0 <sub>B</sub> Status flag z does not report a fault condition 1 <sub>B</sub> Status flag z reports a fault condition
<b>0</b>	31, 30, 29, 28, 27, 26, 25, 24, 23, 19	r	<b>Reserved</b> Read as 0; should be written with 0.

## Safety Management Unit (SMU)

### SMU\_ADi (i=11)

#### Alarm Debug Register

(200<sub>H</sub>+i\*4)

PowerOn Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	DF13	DF12	0	0	DF9	0	DF7	DF6	DF5	DF4	DF3	DF2	DF1	DF0
r	r	rh	rh	r	r	rh	r	rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
<b>DFz (z=0-7,9,12-13)</b>	z	rh	<b>Diagnosis flag for alarm z belonging to alarm group i.</b> The diagnosis registers make a snapshot of the alarm group status registers when either the executed alarm action is a reset or a state machine transition to FAULT state takes place. 0 <sub>B</sub> Status flag z does not report a fault condition 1 <sub>B</sub> Status flag z reports a fault condition
<b>0</b>	31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 11, 10, 8	r	<b>Reserved</b> Read as 0; should be written with 0.

## 15.4 TC35x Specific Alarm Mapping

This section defines the mapping between the alarm signals at the input of the SMU in the TC35x and the alarm. For that purpose alarm groups are defined. There is a one-to-one relationship between an alarm group index ALM<n>[index] signal and the alarm configuration and status registers (AG<n>[index]). A group is made of up to 32 alarms; for convenience some entries may be reserved.

### 15.4.1 TC35x Specific Pre-Alarms

There are situations where it is not necessary to implement configuration and status registers for every internal alarm event; a typical case is a module with multiple SRAMs. For that, alarm inputs, called pre-alarms, are combined together with a logical OR internally in SMU. The result is then connected to the alarm group.

## Safety Management Unit (SMU)

### MTU Pre-Alarm Mapping

**Table 177 MTU Pre-Alarm Mapping**

Alarm Source	Logic	Alarm Index
CPU0.DMEM - Correctable error CPU0.DLMU - Correctable error CPU0.DMEM1 - Correctable error	OR	<a href="#">ALM0[9]</a>
CPU0.DMEM - Uncorrectable Critical error CPU0.DLMU - Uncorrectable Critical error CPU0.DMEM1 - Uncorrectable Critical error	OR	<a href="#">ALM0[10]</a>
CPU0.DMEM - Miscellaneous error CPU0.DLMU - Miscellaneous error CPU0.DMEM1 - Miscellaneous error	OR	<a href="#">ALM0[11]</a>
CPU1.DMEM - Correctable error CPU1.DLMU - Correctable error CPU1.DMEM1 - Correctable error	OR	<a href="#">ALM1[9]</a>
CPU1.DMEM - Uncorrectable Critical error CPU1.DLMU - Uncorrectable Critical error CPU1.DMEM1 - Uncorrectable Critical error	OR	<a href="#">ALM1[10]</a>
CPU1.DMEM - Miscellaneous error CPU1.DLMU - Miscellaneous error CPU1.DMEM1 - Miscellaneous error	OR	<a href="#">ALM1[11]</a>
CPU2.DMEM - Correctable error CPU2.DLMU - Correctable error	OR	<a href="#">ALM2[9]</a>
CPU2.DMEM - Uncorrectable Critical error CPU2.DLMU - Uncorrectable Critical error	OR	<a href="#">ALM2[10]</a>
CPU2.DMEM - Miscellaneous error CPU2.DLMU - Miscellaneous error	OR	<a href="#">ALM2[11]</a>
LMU_RAM0 - Correctable error LMU_RAM1 - Correctable error FSI_RAM - Correctable error	OR	<a href="#">ALM7[0]</a>
LMU_RAM0 - Uncorrectable critical error LMU_RAM1 - Uncorrectable critical error FSI_RAM - Uncorrectable critical error	OR	<a href="#">ALM7[1]</a>
LMU_RAM0 - Miscellaneous error LMU_RAM1 - Miscellaneous error FSI_RAM - Miscellaneous error	OR	<a href="#">ALM7[2]</a>
DMA - Correctable error MCDS - Correctable error SCR.XRAM - Correctable error SCR.RAMINT - Correctable error GIGETHERNET.RX0 - Correctable error GIGETHERNET.TX0 - Correctable error	OR	<a href="#">ALM6[19]</a>

## Safety Management Unit (SMU)

**Table 177 MTU Pre-Alarm Mapping** (cont'd)

Alarm Source	Logic	Alarm Index
DMA - Uncorrectable Critical error MCDS - Uncorrectable Critical error SCR.XRAM - Uncorrectable critical error SCR.RAMINT - Uncorrectable Critical error GIGETHERNET.RX0 - Uncorrectable Critical error GIGETHERNET.TX0 - Uncorrectable Critical error	OR	<a href="#">ALM6[20]</a>
DMA - Miscellaneous error MCDS - Miscellaneous error SCR.XRAM - Miscellaneous error SCR.RAMINT - Miscellaneous error GIGETHERNET.RX0 - Miscellaneous error GIGETHERNET.TX0 - Miscellaneous error	OR	<a href="#">ALM6[21]</a>
EMEM0 - Correctable error EMEM1 - Correctable error EMEM_XTM - Correctable error	OR	<a href="#">ALM7[3]</a>
EMEM0 - Uncorrectable Critical error EMEM1 - Uncorrectable Critical error EMEM_XTM - Uncorrectable Critical error	OR	<a href="#">ALM7[4]</a>
EMEM0 - Miscellaneous error EMEM1 - Miscellaneous error EMEM_XTM - Miscellaneous error	OR	<a href="#">ALM7[5]</a>
SPU_BUFFER0 - Correctable error SPU_BUFFER1 - Correctable error SPU_CONFIG0 - Correctable error SPU_CONFIG1 - Correctable error HSDPM - Correctable error SPU_FFT_RAM0 - Correctable error SPU_FFT_RAM1 - Correctable error SPU_FFT_RAM2 - Correctable error SPU_FFT_RAM3 - Correctable error SPU_FFT_RAM4 - Correctable error SPU_FFT_RAM5 - Correctable error SPU_FFT_RAM6 - Correctable error SPU_FFT_RAM7 - Correctable error	OR	<a href="#">ALM7[6]</a>

## Safety Management Unit (SMU)

**Table 177 MTU Pre-Alarm Mapping** (cont'd)

Alarm Source	Logic	Alarm Index
SPU_BUFFER0 - Uncorrectable Critical error SPU_BUFFER1 - Uncorrectable Critical error SPU_CONFIG0 - Uncorrectable Critical error SPU_CONFIG1 - Uncorrectable critical error HSDPM - Uncorrectable Critical error SPU_FFT_RAM0 - Uncorrectable Critical error SPU_FFT_RAM1 - Uncorrectable Critical error SPU_FFT_RAM2 - Uncorrectable Critical error SPU_FFT_RAM3 - Uncorrectable Critical error SPU_FFT_RAM4 - Uncorrectable Critical error SPU_FFT_RAM5 - Uncorrectable Critical error SPU_FFT_RAM6 - Uncorrectable Critical error SPU_FFT_RAM7 - Uncorrectable Critical error	OR	<a href="#">ALM7[7]</a>
SPU_BUFFER0 - Miscellaneous error SPU_BUFFER1 - Miscellaneous error SPU_CONFIG0 - Miscellaneous error SPU_CONFIG1 - Miscellaneous error HSDPM - Miscellaneous error SPU_FFT_RAM0 - Miscellaneous error SPU_FFT_RAM1 - Miscellaneous error SPU_FFT_RAM2 - Miscellaneous error SPU_FFT_RAM3 - Miscellaneous error SPU_FFT_RAM4 - Miscellaneous error SPU_FFT_RAM5 - Miscellaneous error SPU_FFT_RAM6 - Miscellaneous error SPU_FFT_RAM7 - Miscellaneous error	OR	<a href="#">ALM7[8]</a>
CAN.MCAN0 - Correctable error CAN.MCAN1 - Correctable error	OR	<a href="#">ALM6[16]</a>
CAN.MCAN0 - Uncorrectable critical error CAN.MCAN1 - Uncorrectable critical error	OR	<a href="#">ALM6[17]</a>
CAN.MCAN0 - Miscellaneous error CAN.MCAN1 - Miscellaneous error	OR	<a href="#">ALM6[18]</a>
ERAY.OBF0 - Correctable error ERAY.TBF_IBF0 - Correctable error ERAY.MBF0 - Correctable error	OR	<a href="#">ALM6[13]</a>
ERAY.OBF0 - Uncorrectable Critical error ERAY.TBF_IBF0 - Uncorrectable Critical error ERAY.MBF0 - Uncorrectable Critical error	OR	<a href="#">ALM6[14]</a>
ERAY.OBF0 - Miscellaneous error ERAY.TBF_IBF0 - Miscellaneous error ERAY.MBF0 - Miscellaneous error	OR	<a href="#">ALM6[15]</a>

## Safety Management Unit (SMU)

### Safety Flip-flop Pre-Alarm Mapping

**Table 178 Safety Flip-flop Pre-Alarm Mapping**

Alarm Source	Logic	Alarm Index
MTU - Safety flip-flop uncorrectable error IOM - Safety flip-flop uncorrectable error EMEM - Safety flip-flop uncorrectable error IR - Safety flip-flop uncorrectable error SCU - Safety flip-flop uncorrectable error PMS - Safety flip-flop uncorrectable error DMA - Safety flip-flop uncorrectable error SYS_PLL.PER_PLL - Safety flip-flop uncorrectable error CERBERUS - Safety flip-flop uncorrectable error CCU - Safety flip-flop uncorrectable error SMU_core - Safety flip-flop uncorrectable error	OR	<a href="#">ALM10[21]</a>

### LMU Pre-Alarm Mapping

**Table 179 LMU Pre-Alarm Mapping**

Alarm Source	Logic	Alarm Index
LMU.RAM0 - Lockstep Comparator error LMU.RAM1 - Lockstep Comparator error LMU.EMEM0 - Lockstep Comparator error LMU.EMEM1 - Lockstep Comparator error	OR	<a href="#">ALM7[12]</a>
LMU.RAM0 - Lockstep Control error LMU.RAM1 - Lockstep Control error LMU.EMEM0 - Lockstep Control error LMU.EMEM1 - Lockstep Control error	OR	<a href="#">ALM7[13]</a>
LMU.RAM0 - ECC error LMU.RAM1 - ECC error LMU.EMEM0 - ECC error LMU.EMEM1 - ECC error	OR	<a href="#">ALM7[14]</a>
LMU.RAM0 - MPU violation LMU.RAM1 - MPU violation LMU.EMEM0 - MPU violation LMU.EMEM1 - MPU violation	OR	<a href="#">ALM7[15]</a>
LMU.RAM0 - EDC Read Phase Error LMU.RAM1 - EDC Read Phase Error LMU.EMEM0 - EDC Read Phase Error LMU.EMEM1 - EDC Read Phase Error	OR	<a href="#">ALM7[16]</a>

## Safety Management Unit (SMU)

**Table 179 LMU Pre-Alarm Mapping** (cont'd)

Alarm Source	Logic	Alarm Index
LMU.RAM0 - SRI Slave Address Phase Error LMU.RAM1 - SRI Slave Address Phase Error LMU.EMEM0 - SRI Slave Address Phase Error LMU.EMEM1 - SRI Slave Address Phase Error	OR	<a href="#">ALM11[0]</a>
LMU.RAM0 - SRI Slave Write Data Phase Error LMU.RAM1 - SRI Slave Write Data Phase Error LMU.EMEM0 - SRI Slave Write Data Phase Error LMU.EMEM1 - SRI Slave Write Data Phase Error	OR	<a href="#">ALM11[1]</a>

## Module Access Enable Pre-Alarm Mapping

**Table 180 Module Access Enable Pre-Alarm Mapping**

Alarm Source	Logic	Alarm Index
IR - Access Enable error HSM - Access Enable error	OR	<a href="#">ALM10[22]</a>

## EMEM Pre-Alarm Mapping

**Table 181 EMEM Pre-Alarm Mapping**

Alarm Source	Logic	Alarm Index
EMEM.EMEM0 - Unexpected Write error EMEM.EMEM1 - Unexpected Write error	OR	<a href="#">ALM9[20]</a>
EMEM.EMEM0 - SEP Control error EMEM.EMEM1 - SEP Control error	OR	<a href="#">ALM9[21]</a>
EMEM.EMEM0 - Lockstep Control Logic inputs error EMEM.EMEM1 - Lockstep Control Logic inputs error	OR	<a href="#">ALM9[22]</a>

## PMS Pre-Alarm Mapping

**Table 182 PMS Pre-Alarm Mapping**

Alarm Source	Logic	Alarm Index
PMS - Uncorrectable error SMU.SMU_stdby - Safety flip-flop Uncorrectable error	OR	<a href="#">ALM21[7]</a>
HSM.VDD - Under Voltage HSM.VDDP3 - Under Voltage HSM.VEXT - Under Voltage	OR	<a href="#">ALM9[17]</a>
HSM.VDD - Over Voltage HSM.VDDP3 - Over Voltage HSM.VEXT - Over Voltage	OR	<a href="#">ALM9[16]</a>



## Safety Management Unit (SMU)

**Table 182 PMS Pre-Alarm Mapping** (cont'd)

Alarm Source	Logic	Alarm Index
PMS.VDD - Over voltage PMS.VDDPD - Over voltage PMS.VDDP3 - Over voltage PMS.VDDM - Over voltage PMS.VEXT - Over voltage PMS.VEVR SB - Over voltage	OR	<a href="#">ALM9[3]</a>
PMS.VDD - Under voltage PMS.VDDPD - Under voltage PMS.VDDP3 - Under voltage PMS.VDDM - Under voltage PMS.VEXT - Under voltage PMS.VEVR SB - Under voltage	OR	<a href="#">ALM9[5]</a>
PMS.EVRC - Short to Low PMS.EVRC - Short to High PMS.EVR33 - Short to Low PMS.EVR33 - Short to High	OR	<a href="#">ALM9[15]</a>

### 15.4.2 TC35x Specific Alarms

The following tables fully specify the mapping between the alarms provided by the safety mechanisms implemented by the microcontroller and the alarm groups.

In the following tables the column “Safety Mechanism & Error Indication” indicates to which safety mechanism the alarm is related. If multiple safety mechanisms are indicated, the alarm corresponds to the detection of an error by one of the listed safety mechanisms.

For some safety mechanisms different terms are used in the microcontroller documents; the following list provides a guideline between the term used in the alarm tables and the other definitions, in bold the definition used in the alarm tables.

- Register Access Protection or alternatively called Safety Register Protection
  - Purpose: Monitors the master identifier of a given bus-master during a write access to a configuration register. The master identifier is a hard-coded information that is provided during any bus access. If the master identifier is not enabled by the Register Access Protection configuration registers (ACCEN0) the write is aborted. Most of the modules do not provide a dedicated alarm for this event and instead will generate a bus error. Therefore the Register Access Protection is only documented where a dedicated alarm is available.
  - Note: for peripherals that implement memory-mapped SRAMs, the write accesses to the memories are monitored as well.
- Bus-level Memory Protection Unit (MPU) or alternatively called Safety Memory Protection
  - Purpose: Monitors the master identifier and the address of a given bus-master during a write access to a local SRAM. The master identifier is a hard-coded information that is provided during any bus access. If the master identifier is enabled by the Bus-level MPU configuration registers and the address is within the valid address range the write is accepted, otherwise the write is aborted and a Bus-level MPU alarm is issued.
  - The SRAMs monitored are the {PSPR, DSPR, DLMU} SRAMs of each CPU and the LMU SRAMs when available in the product.

## Safety Management Unit (SMU)

### Alarm Mapping related to ALM0 group

**Table 183 Alarm Mapping related to ALM0 group**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM0[0]	cpu_pfi_pfrwb_0	Safety Mechanism: Lockstep CPU Alarm: CPU0 Lockstep Comparator Error Alarm Type: Pulse Note: For non-Lockstep CPUs (CPUs where no lockstep is implemented or where the lockstep is disabled by the user), this alarm only covers faults that might happen on the access path to the CPU side PFLASH bank. For more details about the CPU lockstep alarm, please refer to the CPU chapter.
ALM0[1]	cpu_pfi_pfrwb_0	Safety Mechanism: Bus-level Memory Protection Unit / Register Access Protection Alarm: CPU0 Bus-level MPU violation / Access Protection violation Alarm Type: Pulse
ALM0[2]	cpu_pfi_pfrwb_0	Safety Mechanism: PFLASH Read Path Monitor Alarm: CPU0 PFLASH0 Read Path Error Alarm Type: Pulse
ALM0[3]	Reserved	Reserved
ALM0[4]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU0 PCACHE TAG Uncorrectable critical error detection Alarm Type: Level
ALM0[5]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU0 PCACHE TAG Miscellaneous error detection Alarm Type: Level
ALM0[6]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU0 PSPR/PCACHE Single bit error correction Alarm Type: Level
ALM0[7]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU0 PSPR/PCACHE Uncorrectable critical error detection Alarm Type: Level
ALM0[8]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU0 PSPR/PCACHE Miscellaneous critical error detection Alarm Type: Level
ALM0[9]	<a href="#">Page 25</a>	Safety Mechanism: SRAM Monitor Alarm: CPU0 DSPR/DCACHE/DLMU Single bit error correction Alarm Type: Level
ALM0[10]	<a href="#">Page 25</a>	Safety Mechanism: SRAM Monitor Alarm: CPU0 DSPR/DCACHE/DLMU Uncorrectable critical error detection Alarm Type: Level
ALM0[11]	<a href="#">Page 25</a>	Safety Mechanism(s): SRAM Monitor Alarm: CPU0 DSPR/DCACHE/DLMU Miscellaneous error detection Alarm Type: Level

## Safety Management Unit (SMU)

**Table 183 Alarm Mapping related to ALM0 group (cont'd)**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM0[12]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU0 DCACHE TAG Single bit error correction Alarm Type: Level
ALM0[13]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU0 DCACHE TAG Uncorrectable critical error detection Alarm Type: Level
ALM0[14]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU0 DCACHE TAG Miscellaneous error detection Alarm Type: Level
ALM0[21:15]	Reserved	Reserved
ALM0[22]	cpu_pfi_pfrwb_0	Safety Mechanism: SRI End-to-End EDC Alarm: CPU0 Instruction Fetch SRI Interface EDC Error Alarm Type: Pulse
ALM0[23]	cpu_pfi_pfrwb_0	Safety Mechanism: SRI End-to-End EDC Alarm: CPU0 Data SRI Interface (Load/Store) EDC Error Alarm Type: Pulse
ALM0[24]	cpu_pfi_pfrwb_0	Safety Mechanism: Exception Monitor Alarm: CPU0 exception (interrupt/trap) Alarm Type: Pulse
ALM0[31:25]	Reserved	Reserved

## Alarm Mapping related to ALM1 group

**Table 184 Alarm Mapping related to ALM1 group**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM1[0]	cpu_pfi_pfrwb_1	Safety Mechanism: Lockstep CPU Alarm: CPU1 Lockstep Comparator Error Alarm Type: Pulse Note: For non-Lockstep CPUs (CPUs where no lockstep is implemented or where the lockstep is disabled by the user), this alarm only covers faults that might happen on the access path to the CPU side PFLASH bank. Moreover If the CPU side PFLASH bank does not exist, PFLASH read path lockstep still exist. The alarm can be triggered by setting LCL1 bitfield in SCU_LCLTEST Register. For more details about the CPU lockstep alarm, please refer to the CPU chapter.
ALM1[1]	cpu_pfi_pfrwb_1	Safety Mechanism: Bus-level Memory Protection Unit / Register Access Protection Alarm: CPU1 Bus-level MPU violation / Access Protection violation Alarm Type: Pulse

## Safety Management Unit (SMU)

**Table 184 Alarm Mapping related to ALM1 group (cont'd)**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM1[2]	cpu_pfi_pfrwb_1	Safety Mechanism: PFLASH Read Path Monitor Alarm: CPU1 PFLASH1 Read Path Error Alarm Type: Pulse Note: If the CPU side PFLASH bank does not exist, PFLASH read path lockstep still exist. The alarm can be triggered by setting PLCLT1 bitfield in SCU_LCLTEST Register.
ALM1[3]	Reserved	Reserved
ALM1[4]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU1 PCACHE TAG Uncorrectable critical error detection Alarm Type: Level
ALM1[5]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU1 PCACHE TAG Miscellaneous error detection Alarm Type: Level
ALM1[6]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU1 PSPR/PCACHE Single bit error correction Alarm Type: Level
ALM1[7]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU1 PSPR/PCACHE Uncorrectable critical error detection Alarm Type: Level
ALM1[8]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU1 PSPR/PCACHE Miscellaneous critical error detection Alarm Type: Level
ALM1[9]	<a href="#">Page 25</a>	Safety Mechanism: SRAM Monitor Alarm: CPU1 DSPR/DCACHE/DLMU Single bit error correction Alarm Type: Level
ALM1[10]	<a href="#">Page 25</a>	Safety Mechanism: SRAM Monitor Alarm: CPU1 DSPR/DCACHE/DLMU Uncorrectable critical error detection Alarm Type: Level
ALM1[11]	<a href="#">Page 25</a>	Safety Mechanism(s): SRAM Monitor Alarm: CPU1 DSPR/DCACHE/DLMU Miscellaneous error detection Alarm Type: Level
ALM1[12]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU1 DCACHE TAG Single bit error correction Alarm Type: Level
ALM1[13]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU1 DCACHE TAG Uncorrectable critical error detection Alarm Type: Level
ALM1[14]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU1 DCACHE TAG Miscellaneous error detection Alarm Type: Level
ALM1[21:15]	Reserved	Reserved

## Safety Management Unit (SMU)

**Table 184 Alarm Mapping related to ALM1 group (cont'd)**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM1[22]	cpu_pfi_pfrwb_1	Safety Mechanism: SRI End-to-End EDC Alarm: CPU1 Instruction Fetch SRI Interface EDC Error Alarm Type: Pulse
ALM1[23]	cpu_pfi_pfrwb_1	Safety Mechanism: SRI End-to-End EDC Alarm: CPU1 Data SRI Interface (Load/Store) EDC Error Alarm Type: Pulse
ALM1[24]	cpu_pfi_pfrwb_1	Safety Mechanism: Exception Monitor Alarm: CPU1 exception (interrupt/trap) Alarm Type: Pulse
ALM1[31:25]	Reserved	Reserved

## Alarm Mapping related to ALM2 group

**Table 185 Alarm Mapping related to ALM2 group**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM2[0]	Reserved	Reserved
ALM2[1]	cpu_2	Safety Mechanism: Bus-level Memory Protection Unit / Register Access Protection Alarm: CPU2 Bus-level MPU violation / Access Protection violation Alarm Type: Pulse
ALM2[2]	Reserved	Reserved
ALM2[3]	Reserved	Reserved
ALM2[4]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU2 PCACHE TAG Uncorrectable critical error detection Alarm Type: Level
ALM2[5]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU2 PCACHE TAG Miscellaneous error detection Alarm Type: Level
ALM2[6]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU2 PSPR/PCACHE Single bit error correction Alarm Type: Level
ALM2[7]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU2 PSPR/PCACHE Uncorrectable critical error detection Alarm Type: Level
ALM2[8]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU2 PSPR/PCACHE Miscellaneous critical error detection Alarm Type: Level
ALM2[9]	<b>Page 25</b>	Safety Mechanism: SRAM Monitor Alarm: CPU2 DSPR/DCACHE/DLMU Single bit error correction Alarm Type: Level

## Safety Management Unit (SMU)

**Table 185 Alarm Mapping related to ALM2 group (cont'd)**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM2[10]	<a href="#">Page 25</a>	Safety Mechanism: SRAM Monitor Alarm: CPU2 DSPR/DCACHE/DLMU Uncorrectable critical error detection Alarm Type: Level
ALM2[11]	<a href="#">Page 25</a>	Safety Mechanism(s): SRAM Monitor Alarm: CPU2 DSPR/DCACHE/DLMU Miscellaneous error detection Alarm Type: Level
ALM2[12]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU2 DCACHE TAG Single bit error correction Alarm Type: Level
ALM2[13]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU2 DCACHE TAG Uncorrectable critical error detection Alarm Type: Level
ALM2[14]	MTU	Safety Mechanism: SRAM Monitor Alarm: CPU2 DCACHE TAG Miscellaneous error detection Alarm Type: Level
ALM2[21:15]	Reserved	Reserved
ALM2[22]	cpu_2	Safety Mechanism: SRI End-to-End EDC Alarm: CPU2 Instruction Fetch SRI Interface EDC Error Alarm Type: Pulse
ALM2[23]	cpu_2	Safety Mechanism: SRI End-to-End EDC Alarm: CPU2 Data SRI Interface (Load/Store) EDC Error Alarm Type: Pulse
ALM2[24]	cpu_2	Safety Mechanism: Exception Monitor Alarm: CPU2 exception (interrupt/trap) Alarm Type: Pulse
ALM2[31:25]	Reserved	Reserved

## Alarm Mapping related to ALM3 group

**Table 186 Alarm Mapping related to ALM3 group**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM3[0]	Reserved	Reserved
ALM3[1]	Reserved	Reserved
ALM3[2]	Reserved	Reserved
ALM3[3]	Reserved	Reserved
ALM3[14:4]	Reserved	Reserved
ALM3[21:15]	Reserved	Reserved
ALM3[24:22]	Reserved	Reserved
ALM3[31:25]	Reserved	Reserved

## Safety Management Unit (SMU)

### Alarm Mapping related to ALM4 group

**Table 187 Alarm Mapping related to ALM4 group**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM4[2:0]	Reserved	Reserved
ALM4[3]	Reserved	Reserved
ALM4[14:4]	Reserved	Reserved
ALM4[21:15]	Reserved	Reserved
ALM4[24:22]	Reserved	Reserved
ALM4[31:25]	Reserved	Reserved

### Alarm Mapping related to ALM5 group

**Table 188 Alarm Mapping related to ALM5 group**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM5[2:0]	Reserved	Reserved
ALM5[3]	Reserved	Reserved
ALM5[14:4]	Reserved	Reserved
ALM5[21:15]	Reserved	Reserved
ALM5[24:22]	Reserved	Reserved
ALM5[31:25]	Reserved	Reserved

### Alarm Mapping related to ALM6 group

**Table 189 Alarm Mapping related to ALM6 group**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM6[0]	MTU	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop uncorrectable error detected Alarm Type: Level
ALM6[1]	IOM	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop uncorrectable error detected Alarm Type: Level
ALM6[2]	INT	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop uncorrectable error detected Alarm Type: Level
ALM6[3]	EMEMWRAPPER	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop uncorrectable error detected Alarm Type: Level
ALM6[4]	SCU	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop uncorrectable error detected Alarm Type: Level
ALM6[5]	PMS	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop uncorrectable error detected Alarm Type: Level

## Safety Management Unit (SMU)

**Table 189 Alarm Mapping related to ALM6 group (cont'd)**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM6[6]	DMA	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop uncorrectable error detected Alarm Type: Level
ALM6[7]	SMU_CORE	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop uncorrectable error detected Alarm Type: Level
ALM6[8]	CCU	Safety Mechanism: Safety Flip-flop Alarm: SYS_PLL.PER_PLL - Safety flip-flop uncorrectable error detected Alarm Type: Level
ALM6[9]	Reserved	Reserved
ALM6[12:10]	Reserved	Reserved
ALM6[13]	<a href="#">Page 27</a>	Safety Mechanism: SRAM Monitor Alarm: ERAY Single bit error correction Alarm Type: Level
ALM6[14]	<a href="#">Page 27</a>	Safety Mechanism: SRAM Monitor Alarm: ERAY Uncorrectable critical error detection Alarm Type: Level
ALM6[15]	<a href="#">Page 27</a>	Safety Mechanism: SRAM Monitor Alarm: ERAY Miscellaneous error detection Alarm Type: Level
ALM6[16]	<a href="#">Page 27</a>	Safety Mechanism: SRAM Monitor Alarm: CAN Single bit error correction Alarm Type: Level
ALM6[17]	<a href="#">Page 27</a>	Safety Mechanism: SRAM Monitor Alarm: CAN Uncorrectable critical error detection Alarm Type: Level
ALM6[18]	<a href="#">Page 27</a>	Safety Mechanism: SRAM Monitor Alarm: CAN Miscellaneous error detection Alarm Type: Level
ALM6[19]	<a href="#">Page 25</a>	Safety Mechanism: SRAM Monitor Alarm: MISC Single bit error correction Alarm Type: Level
ALM6[20]	<a href="#">Page 26</a>	Safety Mechanism: SRAM Monitor Alarm: MISC Uncorrectable critical error detection Alarm Type: Level
ALM6[21]	<a href="#">Page 26</a>	Safety Mechanism: SRAM Monitor Alarm: MISC Miscellaneous error detection Alarm Type: Level
ALM6[22]	Reserved	Reserved
ALM6[23]	CBS	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop uncorrectable error detected Alarm Type: Level



## Safety Management Unit (SMU)

**Table 189 Alarm Mapping related to ALM6 group (cont'd)**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM6[24]	CCU	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop correctable error detected Alarm Type: Level
ALM6[25]	CCU	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop uncorrectable error detected Alarm Type: Level
ALM6[31:26]	Reserved	Reserved

## Alarm Mapping related to ALM7 group

**Table 190 Alarm Mapping related to ALM7 group**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM7[0]	<a href="#">Page 25</a>	Safety Mechanism: SRAM Monitor Alarm: LMU/FSI_RAM Single bit error correction Alarm Type: Level
ALM7[1]	<a href="#">Page 25</a>	Safety Mechanism: SRAM Monitor Alarm: LMU/FSI_RAM Uncorrectable critical error detection Alarm Type: Level
ALM7[2]	<a href="#">Page 25</a>	Safety Mechanism: SRAM Monitor Alarm: LMU/FSI_RAM Miscellaneous error detection Alarm Type: Level
ALM7[3]	<a href="#">Page 26</a>	Safety Mechanism: SRAM Monitor Alarm: EMEM Single bit error correction Alarm Type: Level
ALM7[4]	<a href="#">Page 26</a>	Safety Mechanism: SRAM Monitor Alarm: EMEM Uncorrectable critical error detection Alarm Type: Level
ALM7[5]	<a href="#">Page 26</a>	Safety Mechanism: SRAM Monitor Alarm: EMEM Miscellaneous error detection Alarm Type: Level
ALM7[6]	<a href="#">Page 26</a>	Safety Mechanism: SRAM Monitor Alarm: SPU/CIF Single bit error correction Alarm Type: Level
ALM7[7]	<a href="#">Page 27</a>	Safety Mechanism: SRAM Monitor Alarm: SPU/CIF Uncorrectable critical error detection Alarm Type: Level
ALM7[8]	<a href="#">Page 27</a>	Safety Mechanism: SRAM Monitor Alarm: SPU/CIF Miscellaneous error detection Alarm Type: Level
ALM7[11:9]	Reserved	Reserved
ALM7[12]	<a href="#">Page 28</a>	Safety Mechanism: LMU Lockstep Alarm: Lockstep Comparator Error Alarm Type: Pulse

## Safety Management Unit (SMU)

**Table 190 Alarm Mapping related to ALM7 group (cont'd)**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM7[13]	<a href="#">Page 28</a>	Safety Mechanism: LMU Lockstep Alarm: Lockstep Control Error Alarm Type: Pulse
ALM7[14]	<a href="#">Page 28</a>	Safety Mechanism: SRAM ECC Monitor Alarm: ECC Error Alarm Type: Pulse
ALM7[15]	<a href="#">Page 28</a>	Safety Mechanism: Bus-level MPU Alarm: Bus-level MPU error Alarm Type: Pulse
ALM7[16]	<a href="#">Page 28</a>	Safety Mechanism: LMU Error Detection Code (EDC) Alarm: EDC Read Phase Error Alarm Type: Pulse
ALM7[17]	SRI	Safety Mechanism: Built-in SRI Error Detection Alarm: XBAR0 Bus Error Event Alarm Type: Pulse
ALM7[18]	Reserved	Reserved
ALM7[19]	Reserved	Reserved
ALM7[20]	SBCU	Safety Mechanism: Built-in SPB Error Detection Alarm: SPB Bus Error Event Alarm Type: Pulse
ALM7[21]	EBCU	Safety Mechanism: Built-in BBB Error Detection Alarm: BBB Bus Error Event Alarm Type: Pulse
ALM7[22]	FSI	Safety Mechanism: PFlash ECC Alarm: PFlash Single Bit Error Alarm Type: Level
ALM7[23]	FSI	Safety Mechanism: PFlash ECC Alarm: PFlash Double Bit Error Alarm Type: Level
ALM7[24]	FSI	Safety Mechanism: PFlash ECC Alarm: Single Bit Correction Tracking Buffer Full Alarm Type: Level
ALM7[25]	FSI	Safety Mechanism: PFlash ECC Alarm: Double Bit Correction Tracking Buffer Full Alarm Type: Level
ALM7[26]	FSI	Safety Mechanism: PFlash ECC Alarm: Multiple Bit Error Detection Tracking Buffer Full Alarm Type: Level
ALM7[27]	FSI	Safety Mechanism: PFlash ECC Alarm: Zero Bit Error Tracking Buffer Full Alarm Type: Level

## Safety Management Unit (SMU)

**Table 190 Alarm Mapping related to ALM7 group (cont'd)**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM7[28]	FSI	Safety Mechanism: PFlash ECC Monitor Alarm: PFlash ECC Error Alarm Type: Level
ALM7[29]	FSI	Safety Mechanism: PFlash EDC Monitor Alarm: PFlash EDC Error Alarm Type: Level
ALM7[30]	FSI	Safety Mechanism: PFlash Configuration Monitor Alarm: CPU FLASHCON Configuration Error Alarm Type: Level
ALM7[31]	FSI	Safety Mechanism: PFlash Configuration Monitor Alarm: Flash Stored Configuration Error Alarm Type: Level

## Alarm Mapping related to ALM8 group

**Table 191 Alarm Mapping related to ALM8 group**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM8[0]	SCU	Safety Mechanism: Clock Monitor Alarm: OSC clock frequency out of range Alarm Type: Pulse
ALM8[1]	CCU	Safety Mechanism: Clock Monitor Alarm: Back-up clock out-of-range alarm Alarm Type: Level
ALM8[2]	CCU	Safety Mechanism: Clock Alive Monitor Alarm: Back-up clock alive alarm Alarm Type: Level
ALM8[3]	SCU	Safety Mechanism: PLL loss of lock detection Alarm: System PLL DCO loss of lock event Alarm Type: Pulse
ALM8[4]	SCU	Safety Mechanism: PLL loss of lock detection Alarm: Peripheral PLL DCO loss of lock event Alarm Type: Pulse
ALM8[5]	SCU	Safety Mechanism: LBIST Safe Reset State Alarm: LBIST Alarm Alarm Type: Level
ALM8[6]	SCU	Safety Mechanism: External Alarm Alarm: External Request Unit Alarm 0 Alarm Type: Pulse
ALM8[7]	SCU	Safety Mechanism: External Alarm Alarm: External Request Unit Alarm 1 Alarm Type: Pulse
ALM8[8]	SCU	Safety Mechanism: External Alarm Alarm: External Request Unit Alarm 2 Alarm Type: Pulse

## Safety Management Unit (SMU)

**Table 191 Alarm Mapping related to ALM8 group (cont'd)**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM8[9]	SCU	Safety Mechanism: External Alarm Alarm: External Request Unit Alarm 3 Alarm Type: Pulse
ALM8[10]	SCU	Safety Mechanism: Watchdog Alarm: CPU0 Watchdog Time-out Alarm Type: Pulse
ALM8[11]	SCU	Safety Mechanism: Watchdog Alarm: CPU1 Watchdog Time-out Alarm Type: Pulse
ALM8[12]	SCU	Safety Mechanism: Watchdog Alarm: CPU2 Watchdog Time-out Alarm Type: Pulse
ALM8[13]	Reserved	Reserved
ALM8[15:14]	Reserved	Reserved
ALM8[16]	SCU	Safety Mechanism: Watchdog Alarm: Safety Watchdog Time-out Alarm Type: Pulse
ALM8[17]	SCU	Safety Mechanism: All Watchdogs Alarm: Watchdog Time-out. This alarm is a logical OR over all watchdog time-out alarms Alarm Type: Pulse
ALM8[18]	SCU	Safety Mechanism: Lockstep Dual Rail Monitor Alarm: Dual Rail Error Alarm Type: Pulse
ALM8[19]	SCU	Safety Mechanism: Emergency Stop Alarm: External Emergency Stop Signal Event Alarm Type: Pulse
ALM8[20]	SCU	Safety Mechanism: Pad Monitor Alarm: Pad Heating Alarm Alarm Type: Pulse Note: This alarm is triggered by the pad-heating enable signal of all core supply-pads. It will also be triggered by the enable signal for initialisation of security sensitive RAMs and TCU test enable signals
ALM8[21]	SCU	Safety Mechanism: LBIST Test Mode Alarm: LBIST Test Mode Alarm Alarm Type: Level Note: This alarm is also set if TCU related signals are activated in the SCU causing it to fail
ALM8[22]	INT	Safety Mechanism: Interrupt Monitor Alarm: EDC Configuration and Data Path Error Alarm Type: Pulse
ALM8[23]	DMA	Safety Mechanism: DMA SRI ECC Alarm: DMA SRI ECC Error Alarm Type: Pulse

## Safety Management Unit (SMU)

**Table 191 Alarm Mapping related to ALM8 group (cont'd)**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM8[24]	Reserved	Reserved
ALM8[25]	IOM	Safety Mechanism: External Alarm Alarm: Pin Mismatch Indication Alarm Type: Level
ALM8[26]	SCU	Safety Mechanism: External Alarm Alarm: External Request Unit Alarm 4 Alarm Type: Pulse
ALM8[27]	SCU	Safety Mechanism: External Alarm Alarm: External Request Unit Alarm 5 Alarm Type: Pulse
ALM8[28]	SCU	Safety Mechanism: External Alarm Alarm: External Request Unit Alarm 6 Alarm Type: Pulse
ALM8[29]	SCU	Safety Mechanism: External Alarm Alarm: External Request Unit Alarm 7 Alarm Type: Pulse
ALM8[30]	SCU	Safety Mechanism: Core Domain Die Temperature Sensor Alarm: Under Temperature Alarm Alarm Type: Level
ALM8[31]	SCU	Safety Mechanism: Core Domain Die Temperature Sensor Alarm: Over Temperature Alarm Alarm Type: Level

## Alarm Mapping related to ALM9 group

**Table 192 Alarm Mapping related to ALM9 group**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM9[0]	PMS	Safety Mechanism: Die Temperature Sensor Alarm: Temperature Overflow Alarm Type: Level
ALM9[1]	PMS	Safety Mechanism: Die Temperature Sensor Alarm: Temperature Underflow Alarm Type: Level
ALM9[2]	Reserved	Reserved
ALM9[3]	<a href="#">Page 30</a>	Safety Mechanism: Voltage Monitor Alarm: Over-voltage Alarm Alarm Type: Level
ALM9[4]	Reserved	Reserved
ALM9[5]	<a href="#">Page 30</a>	Safety Mechanism: Voltage Monitor Alarm: Under-voltage Alarm Alarm Type: Level
ALM9[14:6]	Reserved	Reserved

## Safety Management Unit (SMU)

**Table 192 Alarm Mapping related to ALM9 group (cont'd)**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM9[15]	<a href="#">Page 30</a>	Safety Mechanism: Voltage Monitor Alarm: Short to Low/High Alarm Alarm Type: Level
ALM9[16]	<a href="#">Page 29</a>	Safety Mechanism: Voltage Monitor Alarm: Over-voltage Alarm Alarm Type: Level
ALM9[17]	<a href="#">Page 29</a>	Safety Mechanism: Voltage Monitor Alarm: Under-voltage Alarm Alarm Type: Level
ALM9[19:18]	Reserved	Reserved
ALM9[20]	<a href="#">Page 29</a>	Safety Mechanism: EMEM Monitor Alarm: Unexpected Write to EMEM Alarm Alarm Type: Pulse
ALM9[21]	<a href="#">Page 29</a>	Safety Mechanism: SEP Control Logic Monitor Alarm: SEP Control Logic Alarm Alarm Type: Pulse
ALM9[22]	<a href="#">Page 29</a>	Safety Mechanism: SPU Lockstep Control Logic Input Monitor Alarm: SPU Configuration Error Alarm Alarm Type: Pulse
ALM9[23]	SPULCKSTP	Safety Mechanism: Lockstep Alarm: Lockstep Comparator Alarm Alarm Type: Pulse
ALM9[26:24]	Reserved	Reserved
ALM9[27]	Reserved	Reserved
ALM9[28]	SPU0	Safety Mechanism: SPU Safety Monitor Alarm: SPU0 Safety Alarm Alarm Type: Pulse
ALM9[29]	SPU1	Safety Mechanism: SPU Safety Monitor Alarm: SPU1 Safety Alarm Alarm Type: Pulse
ALM9[30]	RIF0	Safety Mechanism: RIF Safety Monitor Alarm: RIF0 Safety Alarm Alarm Type: Pulse
ALM9[31]	RIF1	Safety Mechanism: RIF Safety Monitor Alarm: RIF1 Safety Alarm Alarm Type: Pulse

## Safety Management Unit (SMU)

### Alarm Mapping related to ALM10 group

**Table 193 Alarm Mapping related to ALM10 group**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM10[0]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 0 Alarm Type: Pulse
ALM10[1]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 1 Alarm Type: Pulse
ALM10[2]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 2 Alarm Type: Pulse
ALM10[3]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 3 Alarm Type: Pulse
ALM10[4]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 4 Alarm Type: Pulse
ALM10[5]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 5 Alarm Type: Pulse
ALM10[6]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 6 Alarm Type: Pulse
ALM10[7]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 7 Alarm Type: Pulse
ALM10[8]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 8 Alarm Type: Pulse
ALM10[9]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 9 Alarm Type: Pulse
ALM10[10]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 10 Alarm Type: Pulse
ALM10[11]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 11 Alarm Type: Pulse
ALM10[12]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 12 Alarm Type: Pulse
ALM10[13]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 13 Alarm Type: Pulse

## Safety Management Unit (SMU)

**Table 193 Alarm Mapping related to ALM10 group (cont'd)**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM10[14]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 14 Alarm Type: Pulse
ALM10[15]	Software	Safety Mechanism: Software Monitor Alarm: Software Alarm 15 Alarm Type: Pulse
ALM10[16]	SMU_CORE	Safety Mechanism: Recovery Timer 0 Alarm: Timer Time-out Alarm Type: Pulse
ALM10[17]	SMU_CORE	Safety Mechanism: Recovery Timer 1 Alarm: Timer Time-out Alarm Type: Pulse
ALM10[18]	FSP	Safety Mechanism: ErrorPin Alarm: ErrorPin Fault State Activation Alarm Type: Pulse
ALM10[19]	Reserved	Reserved
ALM10[20]	CCU	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop correctable error detected Alarm Type: Level
ALM10[21]	<a href="#">Page 28</a>	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop uncorrectable error detected Alarm Type: Level
ALM10[22]	<a href="#">Page 29</a>	Safety Mechanism: Access Enable Protection Alarm: Access Enable error Alarm Type: Pulse
ALM10[31:23]	Reserved	Reserved

## Alarm Mapping related to ALM11 group

**Table 194 Alarm Mapping related to ALM11 group**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM11[0]	<a href="#">Page 29</a>	Safety Mechanism: SRI Error Detection Code (EDC) Alarm: EDC Address Phase Error Alarm Type: Pulse
ALM11[1]	<a href="#">Page 29</a>	Safety Mechanism: SRI Error Detection Code (EDC) Alarm: EDC Write Phase Error Alarm Type: Pulse
ALM11[2]	SRI	Safety Mechanism: SRI Error Detection Code (EDC) Alarm: EDC Address Phase Error Alarm Type: Pulse
ALM11[3]	SRI	Safety Mechanism: SRI Error Detection Code (EDC) Alarm: EDC Write Phase Error Alarm Type: Pulse



## Safety Management Unit (SMU)

**Table 194 Alarm Mapping related to ALM11 group (cont'd)**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM11[4]	DMU	Safety Mechanism: SRI Error Detection Code (EDC) Alarm: EDC Address Phase Error Alarm Type: Pulse
ALM11[5]	DMU	Safety Mechanism: SRI Error Detection Code (EDC) Alarm: EDC Write Phase Error Alarm Type: Pulse
ALM11[6]	SFIBRIDGE2	Safety Mechanism: SRI Error Detection Code (EDC) Alarm: EDC Address Phase Error Alarm Type: Pulse
ALM11[7]	SFIBRIDGE2	Safety Mechanism: SRI Error Detection Code (EDC) Alarm: EDC Write Phase Error Alarm Type: Pulse
ALM11[8]	Reserved	Reserved
ALM11[9]	SFIBRIDGE1	Safety Mechanism: SRI Error Detection Code (EDC) Alarm: EDC Read Phase Error Alarm Type: Pulse
ALM11[10]	Reserved	Reserved
ALM11[11]	Reserved	Reserved
ALM11[12]	converter_0	Safety Mechanism: Converter Alarm: Phase Synchronizer Error Alarm Type: Level
ALM11[13]	SRI	Safety Mechanism: SRI SOTA Monitor Alarm: SOTA Swap Error Alarm Type: Pulse
ALM11[31:14]	Reserved	Reserved

## Alarm Mapping related to ALM20 group

**Table 195 Alarm Mapping related to ALM20 group**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM20[3:0]	Reserved	Reserved
ALM20[4]	PMS	Safety Mechanism: Voltage Monitor Alarm: VDD Over-voltage Alarm Alarm Type: Level
ALM20[5]	PMS	Safety Mechanism: Voltage Monitor Alarm: VDDPD Over-voltage Alarm Alarm Type: Level
ALM20[6]	PMS	Safety Mechanism: Voltage Monitor Alarm: VDDP3 Over-voltage Alarm Alarm Type: Level
ALM20[7]	PMS	Safety Mechanism: Voltage Monitor Alarm: VDDM Over-voltage Alarm Alarm Type: Level

## Safety Management Unit (SMU)

**Table 195 Alarm Mapping related to ALM20 group (cont'd)**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM20[8]	PMS	Safety Mechanism: Voltage Monitor Alarm: VEXT Over-voltage Alarm Alarm Type: Level
ALM20[9]	PMS	Safety Mechanism: Voltage Monitor Alarm: VEVRSB Over-voltage Alarm Alarm Type: Level
ALM20[10]	PMS	Safety Mechanism: Voltage Monitor Alarm: VDD Under-voltage Alarm Alarm Type: Level
ALM20[11]	PMS	Safety Mechanism: Voltage Monitor Alarm: VDDPD Under-voltage Alarm Alarm Type: Level
ALM20[12]	PMS	Safety Mechanism: Voltage Monitor Alarm: VDDP3 Under-voltage Alarm Alarm Type: Level
ALM20[13]	PMS	Safety Mechanism: Voltage Monitor Alarm: VDDM Under-voltage Alarm Alarm Type: Level
ALM20[14]	PMS	Safety Mechanism: Voltage Monitor Alarm: VEXT Under-voltage Alarm Alarm Type: Level
ALM20[15]	PMS	Safety Mechanism: Voltage Monitor Alarm: VEVRSB Under-voltage Alarm Alarm Type: Level
ALM20[31:16]	Reserved	Reserved

## Alarm Mapping related to ALM21 group

**Table 196 Alarm Mapping related to ALM21 group**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM21[0]	hsm	Safety Mechanism: Voltage Monitor Alarm: VDD Under-voltage Alarm Alarm Type: Level
ALM21[1]	hsm	Safety Mechanism: Voltage Monitor Alarm: VDDP3 Under-voltage Alarm Alarm Type: Level
ALM21[2]	hsm	Safety Mechanism: Voltage Monitor Alarm: VEXT Under-voltage Alarm Alarm Type: Level
ALM21[3]	hsm	Safety Mechanism: Voltage Monitor Alarm: VDD Over-voltage Alarm Alarm Type: Level

## Safety Management Unit (SMU)

**Table 196 Alarm Mapping related to ALM21 group (cont'd)**

Alarm Index	Module	Safety Mechanism & Alarm Indication
ALM21[4]	hsm	Safety Mechanism: Voltage Monitor Alarm: VDDP3 over-voltage Alarm Alarm Type: Level
ALM21[5]	hsm	Safety Mechanism: Voltage Monitor Alarm: VEXT over-voltage Alarm Alarm Type: Level
ALM21[6]	Reserved	Reserved
ALM21[7]	<b>Page 29</b>	Safety Mechanism: Safety Flip-flop Alarm: Safety flip-flop uncorrectable error detected Alarm Type: Level
ALM21[8]	PMS	Safety Mechanism: Die Temperature Sensor Alarm: Temperature underflow Alarm Type: Level
ALM21[9]	PMS	Safety Mechanism: Die Temperature Sensor Alarm: Temperature overflow Alarm Type: Level
ALM21[10]	PMS	Safety Mechanism: Register Access Protection Alarm: Access Protection violation Alarm Type: Pulse
ALM21[11]	PMS	Safety Mechanism: Voltage Monitor Alarm: EVRC Short to Low Alarm Alarm Type: Level
ALM21[12]	PMS	Safety Mechanism: Voltage Monitor Alarm: EVRC Short to High Alarm Alarm Type: Level
ALM21[13]	PMS	Safety Mechanism: Voltage Monitor Alarm: EV33 Short to Low Alarm Alarm Type: Level
ALM21[14]	PMS	Safety Mechanism: Voltage Monitor Alarm: EV33 Short to High Alarm Alarm Type: Level
ALM21[15]	CCU	Safety Mechanism: Clock Alive Monitor Alarm: PLLx/fSPB Alive Alarm (provided on fBACK clock with x = 0..2) Alarm Type: Level Note: This alarm is also set if TCU related signals are activated in the CCU causing the clocks to fail
ALM21[16]	SMU_CORE	Safety Mechanism: SMU_core Alive Monitor Alarm: SMU_core Alive Alarm Alarm Type: Pulse
ALM21[31:17]	Reserved	Reserved

## 15.5 Connectivity

## Safety Management Unit (SMU)

**Table 197 Connections of SMU**

Interface Signals	connects		Description
SMU:FSP(0)	to	P33.8:HWOUT(0)	FSP[1..0] Output Signals - Generated by SMU_core
SMU:FSP(1)	to	P33.10:HWOUT(0)	FSP[1..0] Output Signals - Generated by SMU_core
SMU:FSP_STS(0)	from	P33.8:IN	FSP Status Input - Shows the actual state of the FSP ErroPin
SMU:FSP_STS(1)	from	P33.10:IN	FSP Status Input - Shows the actual state of the FSP ErroPin
SMU:RUNSTATE	to	SCU:smu_wdt_run	SMU_core RUN state indication
SMU:INT(2:0)	to	INT:smu.INT(2:0)	SMU Service Request

## 15.6 Revision History

**Table 198 Revision History**

Reference	Change to Previous Version	Comment
<b>V4.0.17</b>		
<a href="#">Page 42</a>	Updated description of ALM9[22]	
<a href="#">Page 47</a>	Updated description of ALM21[0] and ALM21[3]	
<a href="#">Page 29</a>	Updated PMS Pre-Alarm Mapping table	
<a href="#">Page 47</a>	Added description of ALM21[6]	
<b>V4.0.18</b>		
<a href="#">Page 40</a>	Updated description of ALM8[20]	
<a href="#">Page 34</a>	Added ALM2[2] in Alarm Mapping table	
<a href="#">Page 17</a>	Removed bits [18] and [19] from SMU_AG7***	
<a href="#">Page 1</a>	Missing blank fixed	
<b>V4.0.19</b>		
<a href="#">Page 25</a> , <a href="#">Page 38</a>	Added FSI_RAM Alarms ALM7[0:2] which were not documented in the previous version	
<a href="#">Page 31</a>	Added Alarm Types in Alarm Mapping Tables	
<a href="#">Page 2</a>	Typo fixed, no functional change	
<a href="#">Page 49</a>	Revision History updated	
<b>V4.0.20</b>		
–	No functional changes.	
<b>V4.0.21</b>		
–	No functional changes.	
<b>V4.0.22</b>		
<a href="#">Page 32</a> , <a href="#">Page 34</a>	Updated description of ALM1[0], ALM1[2], ALM2[0] and ALM2[2]	

---

**Safety Management Unit (SMU)****Table 198** Revision History (cont'd)

Reference	Change to Previous Version	Comment
<b>V4.0.23</b>		
<b>Page 36</b>	Updated description of ALM6[8]	

---

**Interrupt Router (IR)**

## 16 Interrupt Router (IR)

This chapter supplements the family documentation with device specific information for TC35x.

The Interrupt Router allocates two address ranges

- Interrupt Router System and OTGM register address range: 2 \* 256 byte address range covering the Interrupt Router system registers, ICU control registers and OTGM registers ([Chapter 16.2](#))
- SRC register address range: 8 KByte address range covering the Service Request Control registers ([Chapter 16.4](#))

### 16.1 TC35x Specific Interrupt Router Configuration

**Table 199 TC35x specific configuration of INT**

Parameter	INT
Number of Interrupt Service Providers	4
Number of SRB groups	3

**Table 200 TC35x specific configuration of SRC**

Parameter	SRC
Number of Service Request Nodes	1024

## Interrupt Router (IR)

### 16.2 TC35x Specific Control Registers


This chapter describes the TC35x specific Interrupt Router system, OTGM and ICU registers

#### List of used Access Protection Register abbreviations

- P0 -> ACCEN\_SRBx, write protection of the related SRBx register. Number of Service Request Broadcast registers (SRB) and the related ACCEN\_SRB registers is equal to the number of implemented TriCore CPUs.
- P1 -> ACCEN\_CONFIG, write protection of all SRCx[15:0] and ICUx Error Capture registers (ECRx)
- P2 -> ACCEN\_SRC\_TOSx, write protects bits [31:16] of all SRCs that are mapped to TOSx (SRC.TOS=x). For each implemented Interrupt Control Unit, one ACCEN\_SRC\_TOSx register is implemented.

*Note: A violation of the access protection will not be executed (e.g. a write to a 'Px'/ACCEN protected register by an SPB access with a disabled Master TAG-ID). In this case an access protection error is signaled to the SMU. Beside this signaling to the SMU, no other error, interrupt or trap is generated.*

#### Interrupt Router Module Registers



**Figure 5** Interrupt Router module registers (SRC registers are described in [Chapter 16.4](#))

**Table 201** Register Address Space - INT

Module	Base Address	End Address	Note
INT	F0037000 <sub>H</sub>	F0037FFF <sub>H</sub>	IR Status and Control Registers

## Interrupt Router (IR)

Table 202 Register Overview - INT (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
INT_ID	Module Identification Register	0008 <sub>H</sub>	U,SV	nBE	Application Reset	See Family Spec
INT_SRBx (x=0-2)	Service Request Broadcast Register x	0010 <sub>H</sub> +x *4	U,SV	SV,P0	Application Reset	See Family Spec
INT_OOBS	OTGM OTGB0/1 Status	0080 <sub>H</sub>	U,SV	nBE	Application Reset	See Family Spec
INT_OSSIC	OTGM SSI Control	0084 <sub>H</sub>	U,SV	SV	Application Reset	See Family Spec
INT_OIXTS	OTGM IRQ MUX Trigger Set Select	0088 <sub>H</sub>	U,SV	SV	Application Reset	See Family Spec
INT_OIXMS	OTGM IRQ MUX Missed IRQ Select	008C <sub>H</sub>	U,SV	SV	Application Reset	See Family Spec
INT_OIXS0	OTGM IRQ MUX Select 0	0090 <sub>H</sub>	U,SV	SV	Application Reset	See Family Spec
INT_OIXS1	OTGM IRQ MUX Select 1	0094 <sub>H</sub>	U,SV	SV	Application Reset	See Family Spec
INT_OIT	OTGM IRQ Trace	00A0 <sub>H</sub>	U,SV	SV	Application Reset	5
INT_OMISP	OTGM MCDS I/F Sensitivity Posedge	00A4 <sub>H</sub>	U,SV	SV	Application Reset	See Family Spec
INT_OMISN	OTGM MCDS I/F Sensitivity Negedge	00A8 <sub>H</sub>	U,SV	SV	Application Reset	See Family Spec
INT_ACCEN_CON FIG0	Access Enable covering all INT_ECRx and all SRCy[15:0], Register 0	00F0 <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec
INT_ACCEN_CON FIG1	Access Enable covering all INT_ECRx and all SRCy[15:0], Register 1	00F4 <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec
INT_ACCEN_SRB x0 (x=0-2)	Access Enable covering SRBx, Register 0	0100 <sub>H</sub> +x *8	U,SV	SV,SE	Application Reset	See Family Spec



## Interrupt Router (IR)

Table 202 Register Overview - INT (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
INT_ACCEN_SRBx1 (x=0-2)	Access Enable covering SRBx, Register 1	0104 <sub>H</sub> +x*8	U,SV	SV,SE	Application Reset	See Family Spec
INT_ACCEN_SRC_TOSx0 (x=0-3)	Access Enable covering all SRCx[31:16] mapped to ICUx, Register 0	0180 <sub>H</sub> +x*8	U,SV	SV,SE	Application Reset	See Family Spec
INT_ACCEN_SRC_TOSx1 (x=0-3)	Access Enable covering all SRCx[31:16] mapped to ICUx, Register 1	0184 <sub>H</sub> +x*8	U,SV	SV,SE	Application Reset	See Family Spec
INT_LWSRx (x=0-3)	Latest Winning Service Request Register x, related to ICUx	0200 <sub>H</sub> +x*10 <sub>H</sub>	U,SV	nBE	Application Reset	See Family Spec
INT_LASRx (x=0-3)	Last Acknowledged Service Request Register x, related to ICUx	0204 <sub>H</sub> +x*10 <sub>H</sub>	U,SV	nBE	Application Reset	See Family Spec
INT_ECRx (x=0-3)	Error Capture Register x, related to ICUx	0208 <sub>H</sub> +x*10 <sub>H</sub>	U,SV	SV,P1	Application Reset	See Family Spec

## Interrupt Router (IR)

## 16.3 TC35x Specific Registers

## 16.3.1 IR Status and Control Registers

## OTGM IRQ Trace

## INT\_OIT

## OTGM IRQ Trace

(00A0<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0																OE 1	0				TOS1				OE 0	0				TOS0			
r																rw	r				rw				rw	r				rw			

Field	Bits	Type	Description
TOS0	2:0	rw	<b>Type of Service for Observation on OTGB0</b> Trigger Set TS16_SP Family concept encoding, compatible with SRC.TOS 000 <sub>B</sub> CPU0 service is observed 001 <sub>B</sub> DMA service is observed 010 <sub>B</sub> CPU1 service is observed 011 <sub>B</sub> CPU2 service is observed <b>others</b> , Reserved (no action)
OE0	7	rw	<b>Output Enable for OTGB0</b> 0 <sub>B</sub> Disabled 1 <sub>B</sub> Enabled
TOS1	10:8	rw	<b>Type of Service for Observation on OTGB1</b> Trigger Set TS16_SP Family concept encoding, compatible with SRC.TOS 000 <sub>B</sub> CPU0 service is observed 001 <sub>B</sub> DMA service is observed 010 <sub>B</sub> CPU1 service is observed 011 <sub>B</sub> CPU2 service is observed <b>others</b> , Reserved (no action)
OE1	15	rw	<b>Output Enable for OTGB1</b> 0 <sub>B</sub> Disabled 1 <sub>B</sub> Enabled
0	6:3, 14:11, 31:16	r	<b>Reserved</b> Read as 0; must be written with 0.

## Interrupt Router (IR)

### 16.4 TC35x Specific Service Request Control (SRC) registers

This chapter describes the TC35x Service Request Control (SRC) registers.

**Table 204** shows all registers associated with the Interrupt Router module in the device. This chapter describes the Service Request Control registers including:

- Mapping of Aurix module interrupt triggers to SRC
- SRC offsets
- The index number of an SRC can be calculated with the SRC Offset:  $\text{Index}(\text{SRC}) = \langle \text{SRC Address Offset} \rangle / 4$

#### List of used Access Protection Register abbreviations

- P0 -> ACCEN\_SRBx, write protection of the related SRBx register. Number of Service Request Broadcast registers (SRB) and the related ACCEN\_SRB registers is equal to the number of implemented TriCore CPUs.
- P1 -> ACCEN\_CONFIG, write protection of all SRCx[15:0] and ICUX Error Capture registers (ECRx)
- P2 -> ACCEN\_SRC\_TOSx, write protects bits [31:16] of all SRCs that are mapped to TOSx (SCR.TOS=x). For each implemented Interrupt Control Unit, one ACCEN\_SRC\_TOSx register is implemented.

*Note:* A violation of the access protection will not be executed (e.g. a write to a 'Px' /ACCEN protected register from a disabled master). In this case an access protection error is signaled to the SMU. Beside this signaling to the SMU, no other error, interrupt or trap is generated.

**Table 203 Register Address Space - SRC**

Module	Base Address	End Address	Note
SRC	F0038000 <sub>H</sub>	F0039FFF <sub>H</sub>	IR Service Request Control Registers (SRC)

**Table 204 Register Overview - SRC (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SRC_CPUxSB (x=0-2)	CPUx Software Breakpoint Service Request	00000 <sub>H</sub> + x*4	U,SV	SV,P1,P2	Debug Reset	10
SRC_BCUSPB	SBCU Service Request (SPB Bus Control Unit)	00020 <sub>H</sub>	U,SV	SV,P1,P2	Debug Reset	10
SRC_BCUBBB	EBCU Service Request (BBB Bus Control Unit, on ED and ADAS devices only)	00024 <sub>H</sub>	U,SV	SV,P1,P2	Debug Reset	10
SRC_AGBT	AGBT Service Request (on ED devices only)	0002C <sub>H</sub>	U,SV	SV,P1,P2	Debug Reset	10
SRC_XBAR0	SRI Domain 0 Service Request	00030 <sub>H</sub>	U,SV	SV,P1,P2	Debug Reset	10
SRC_CERBERUSy (y=0-1)	Cerberus Service Request y	00040 <sub>H</sub> + y*4	U,SV	SV,P1,P2	Debug Reset	10
SRC_ASCLINxTX (x=0-3)	ASCLINx Transmit Service Request	00050 <sub>H</sub> + x*12	U,SV	SV,P1,P2	Application Reset	10
SRC_ASCLINxRX (x=0-3)	ASCLINx Receive Service Request	00054 <sub>H</sub> + x*12	U,SV	SV,P1,P2	Application Reset	10

## Interrupt Router (IR)

Table 204 Register Overview - SRC (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SRC_ASCLINxERR (x=0-3)	ASCLINx Error Service Request	00058 <sub>H</sub> + x*12	U,SV	SV,P1,P2	Application Reset	10
SRC_MTUDONE	MTU Done Service Request	000EC <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	10
SRC_QSPIxTX (x=0-3)	QSPIx Transmit Service Request	000F0 <sub>H</sub> + x*14 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	13
SRC_QSPIxRX (x=0-3)	QSPIx Receive Service Request	000F4 <sub>H</sub> + x*14 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	13
SRC_QSPIxERR (x=0-3)	QSPIx Error Service Request	000F8 <sub>H</sub> + x*14 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	13
SRC_QSPIxPT (x=0-3)	QSPIx Phase Transition Service Request	000FC <sub>H</sub> + x*14 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	13
SRC_QSPIxU (x=0-3)	QSPIx User Defined Service Request	00100 <sub>H</sub> + x*14 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	13
SRC_QSPI2HC	QSPI2 High Speed Capture Service Request	00178 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	13
SRC_QSPI3HC	QSPI3 High Speed Capture Service Request	0017C <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	13
SRC_I2CxDTR (x=0)	I2Cx Data Transfer Request	00220 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	13
SRC_I2CxERR (x=0)	I2Cx Error Service Request	00224 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	13
SRC_I2CxP (x=0)	I2Cx Protocol Service Request	00228 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	13
SRC_CCU6xSRy (x=0-1;y=0-3)	CCUx Service Request y	002C0 <sub>H</sub> + x*10 <sub>H</sub> +y* 4	U,SV	SV,P1,P2	Application Reset	15
SRC_GPT120CIR Q	GPT120 CAPREL Service Request	002E0 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	15
SRC_GPT120T2	GPT120 Timer 2 Service Request	002E4 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	15
SRC_GPT120T3	GPT120 Timer 3 Service Request	002E8 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	15
SRC_GPT120T4	GPT120 Timer 4 Service Request	002EC <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	15
SRC_GPT120T5	GPT120 Timer 5 Service Request	002F0 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	15
SRC_GPT120T6	GPT120 Timer 6 Service Request	002F4 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	15

## Interrupt Router (IR)

Table 204 Register Overview - SRC (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SRC_STMxSRy (x=0-2;y=0-1)	System Timer x Service Request y	00300 <sub>H</sub> + x*8+y*4	U,SV	SV,P1,P2	Application Reset	15
SRC_FCE0	FCE0 Error Service Request	00330 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	15
SRC_DMAERRy (y=0-3)	DMA Error Service Request y	00340 <sub>H</sub> + y*4	U,SV	SV,P1,P2	Application Reset	15
SRC_DMACHy (y=0-63)	DMA Channel y Service Request	00370 <sub>H</sub> + y*4	U,SV	SV,P1,P2	Application Reset	18
SRC_GETHy (y=0-9)	GETH Service Request y	00580 <sub>H</sub> + y*4	U,SV	SV,P1,P2	Application Reset	18
SRC_CANxINTy (x=0-1;y=0-15)	CANx Service Request y	005B0 <sub>H</sub> + x*40 <sub>H</sub> +y*4	U,SV	SV,P1,P2	Application Reset	18
SRC_VADCGxSRy (x=0-1;y=0-3)	EVADC Group x Service Request y	00670 <sub>H</sub> + x*10 <sub>H</sub> +y*4	U,SV	SV,P1,P2	Application Reset	18
SRC_VADCCGxSRy (x=0-1;y=0-3)	EVADC Common Group x Service Request y	00750 <sub>H</sub> + x*10 <sub>H</sub> +y*4	U,SV	SV,P1,P2	Application Reset	18
SRC_ERAYxINT0 (x=0)	E-RAY x Service Request 0	00800 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	18
SRC_ERAYxINT1 (x=0)	E-RAY x Service Request 1	00804 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	18
SRC_ERAYxTINT0 (x=0)	E-RAY x Timer Interrupt 0 Service Request	00808 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	18
SRC_ERAYxTINT1 (x=0)	E-RAY x Timer Interrupt 1 Service Request	0080C <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	18
SRC_ERAYxNDAT0 (x=0)	E-RAY x New Data 0 Service Request	00810 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	18
SRC_ERAYxNDAT1 (x=0)	E-RAY x New Data 1 Service Request	00814 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	20
SRC_ERAYxMBSC0 (x=0)	E-RAY x Message Buffer Status Changed 0 Service Request	00818 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	20
SRC_ERAYxMBSC1 (x=0)	E-RAY x Message Buffer Status Changed 1 Service Request	0081C <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	20
SRC_ERAYxOBY (x=0)	E-RAY x Output Buffer Busy	00820 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	20

## Interrupt Router (IR)

Table 204 Register Overview - SRC (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
SRC_ERAYxIBUSY (x=0)	E-RAY x Input Buffer Busy	00824 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	20
SRC_DMUHOST	DMU Host Service Request	00860 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	20
SRC_DMUFISI	DMU FSI Service Request	00864 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	20
SRC_HSM <sub>y</sub> (y=0-1)	HSM Service Request y	00870 <sub>H</sub> + y*4	U,SV	SV,P1,P2	Application Reset	20
SRC_SCUERU <sub>x</sub> (x=0-3)	SCU ERU Service Request x	00880 <sub>H</sub> + x*4	U,SV	SV,P1,P2	Application Reset	20
SRC_PMSDTS	PMS DTS Service Request	008AC <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	20
SRC_PMS <sub>x</sub> (x=0-3)	Power Management System Service Request x	008B0 <sub>H</sub> + x*4	U,SV	SV,P1,P2	Application Reset	23
SRC_SCR	Stand By Controller Service Request	008C0 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	23
SRC_SMU <sub>y</sub> (y=0-2)	SMU Service Request y	008D0 <sub>H</sub> + y*4	U,SV	SV,P1,P2	Application Reset	23
SRC_HSPDM0BFR	HSPDM0 Buffer Service Request	00900 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	23
SRC_HSPDM0RAMP	HSPDM0 RAMP Events Service Request	00904 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	23
SRC_HSPDM0ERR	HSPDM0 Error / RAM Overflow Service Request	00908 <sub>H</sub>	U,SV	SV,P1,P2	Application Reset	23
SRC_RIFxERR (x=0-1)	Radar Interface x Error Service Request	00970 <sub>H</sub> + x*8	U,SV	SV,P1,P2	Application Reset	23
SRC_RIFxINT (x=0-1)	Radar Interface x Service Request	00974 <sub>H</sub> + x*8	U,SV	SV,P1,P2	Application Reset	23
SRC_SPUxINT (x=0-1)	SPU x Service Request	00980 <sub>H</sub> + x*8	U,SV	SV,P1,P2	Application Reset	23
SRC_SPUxERR (x=0-1)	SPU x Error Service Request	00984 <sub>H</sub> + x*8	U,SV	SV,P1,P2	Application Reset	23
SRC_GPSR <sub>xy</sub> (x=0-2;y=0-7)	General Purpose Group x Service Request y	00990 <sub>H</sub> + x*20 <sub>H</sub> +y*4	U,SV	SV,P1,P2	Application Reset	25

## Interrupt Router (IR)

## 16.5 TC35x Specific Registers

## 16.5.1 IR Service Request Control Registers (SRC)

## CPUx Software Breakpoint Service Request

SRC\_CPUxSB (x=0-2)

CPUx Software Breakpoint Service Request (00000<sub>H</sub> + x\*4)Debug Reset Value: 0000 0000<sub>H</sub>

SRC\_BCUSPB

SBCU Service Request [SPB Bus Control Unit] (00020<sub>H</sub>)Debug Reset Value: 0000 0000<sub>H</sub>

SRC\_BCUBBB

EBCU Service Request [BBB Bus Control Unit, on ED and ADAS devices only] (00024<sub>H</sub>) Debug Reset Value: 0000 0000<sub>H</sub>

SRC\_AGBT

AGBT Service Request [on ED devices only] (0002C<sub>H</sub>)Debug Reset Value: 0000 0000<sub>H</sub>

SRC\_XBAR0

SRI Domain 0 Service Request (00030<sub>H</sub>)Debug Reset Value: 0000 0000<sub>H</sub>

SRC\_CERBERUSy (y=0-1)

Cerberus Service Request y (00040<sub>H</sub> + y\*4)Debug Reset Value: 0000 0000<sub>H</sub>

SRC\_ASCLINxTX (x=0-3)

ASCLINx Transmit Service Request (00050<sub>H</sub> + x\*12)Application Reset Value: 0000 0000<sub>H</sub>

SRC\_ASCLINxRX (x=0-3)

ASCLINx Receive Service Request (00054<sub>H</sub> + x\*12)Application Reset Value: 0000 0000<sub>H</sub>

SRC\_ASCLINxERR (x=0-3)

ASCLINx Error Service Request (00058<sub>H</sub> + x\*12)Application Reset Value: 0000 0000<sub>H</sub>

SRC\_MTUDONE

MTU Done Service Request (000EC<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	SWSC LR	SWS	IOVCL R	IOV	SETR	CLRR	SRR	0	0	0	0	0	0	0	0
r	w	rh	w	rh	w	w	rh	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	TOS	0	0	SRE	0	0	0	0	0	0	0	0	0
r	r	r	rw	r	r	rw	r	r	r	r	r	r	r	r	r

## Interrupt Router (IR)

Field	Bits	Type	Description
<b>SRPN</b>	7:0	rw	<b>Service Request Priority Number</b> The SRPN bit field defines the priority of a service request with respect to service requests with to the same service provider (same SRC.TOS configuration): 00 <sub>H</sub> -> Service request is on lowest priority ... FF <sub>H</sub> -> Service request is on highest priority  <b>Notes</b> <ol style="list-style-type: none"> <li>For a CPU 01<sub>H</sub> is the lowest priority as 00<sub>H</sub> is never serviced. For a DMA 00<sub>H</sub> triggers channel 0.</li> <li>For DMA, SRPN must not be greater than the highest implemented DMA channel number.</li> </ol>
<b>SRE</b>	10	rw	<b>Service Request Enable</b> 0 <sub>B</sub> Service request is disabled 1 <sub>B</sub> Service request is enabled
<b>TOS</b>	13:11	rw	<b>Type of Service Control</b> The TOS bit field configuration maps a Service Request to an Interrupt Service Provider: 000 <sub>B</sub> CPU0 service is initiated 001 <sub>B</sub> DMA service is initiated 010 <sub>B</sub> CPU1 service is initiated 011 <sub>B</sub> CPU2 service is initiated <b>Others</b> , Reserved (no action)
<b>ECC</b>	20:16	rwh	<b>Error Correction Code</b> The ECC bit field will be updated by the SRN under the following conditions: <ul style="list-style-type: none"> <li>Write or Read-Modify-Write to SRC[31:0]</li> <li>Write to SRC[15:0] (16-bit write)</li> <li>Write to SRC[15:8] or write to SRC[7:0] (byte write)</li> </ul>
<b>SRR</b>	24	rh	<b>Service Request Flag</b> The SRR bit shows the status of the Service Request. 0 <sub>B</sub> No service request is pending 1 <sub>B</sub> A service request is pending
<b>CLRR</b>	25	w	<b>Request Clear Bit</b> The CLRR bit is required to reset <b>SRR</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Clear SRR; bit value is not stored; read always returns 0; no action if SETR is set in parallel.
<b>SETR</b>	26	w	<b>Request Set Bit</b> The SETR bit is required to set <b>SRR</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Set SRR and SWS; SRR bit value is not stored; read always returns 0; no action if CLRR is set in parallel.



## Interrupt Router (IR)

Field	Bits	Type	Description
<b>IOV</b>	27	rh	<b>Interrupt Trigger Overflow Bit</b> The IOV bit is set by HW if a new service request was triggered via interrupt trigger or <b>SETR</b> bit while the SRN has still an pending service request. 0 <sub>B</sub> No Interrupt Trigger Overflow detected 1 <sub>B</sub> Interrupt Overflow Detected.
<b>IOVCLR</b>	28	w	<b>Interrupt Trigger Overflow Clear Bit</b> IOVCLR is required to reset <b>IOV</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Clear IOV; bit value is not stored; read always returns 0.
<b>SWS</b>	29	rh	<b>SW Sticky Bit</b> The Software Sticky Bit is set when the <b>SRR</b> bit has been set via the <b>SETR</b> bit. This bit can be cleared by writing with 1 to <b>SWSCLR</b> . Writing to SWS has no effect. 0 <sub>B</sub> No interrupt was initiated via SETR 1 <sub>B</sub> Interrupt was initiated via SETR
<b>SWSCLR</b>	30	w	<b>SW Sticky Clear Bit</b> SWSCLR is required to reset <b>SWS</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Clear SWS; bit value is not stored; read always returns 0.
<b>0</b>	9:8, 15:14, 23:21, 31	r	<b>Reserved</b> Read as 0; should be written with 0.

## Interrupt Router (IR)

SRC_QSPIxTX (x=0-3)		
QSPIx Transmit Service Request	(000F0 <sub>H</sub> +x*14 <sub>H</sub> )	Application Reset Value: 0000 0000 <sub>H</sub>
SRC_QSPIxRX (x=0-3)		
QSPIx Receive Service Request	(000F4 <sub>H</sub> +x*14 <sub>H</sub> )	Application Reset Value: 0000 0000 <sub>H</sub>
SRC_QSPIxERR (x=0-3)		
QSPIx Error Service Request	(000F8 <sub>H</sub> +x*14 <sub>H</sub> )	Application Reset Value: 0000 0000 <sub>H</sub>
SRC_QSPIxPT (x=0-3)		
QSPIx Phase Transition Service Request	(000FC <sub>H</sub> +x*14 <sub>H</sub> )	Application Reset Value: 0000 0000 <sub>H</sub>
SRC_QSPIxU (x=0-3)		
QSPIx User Defined Service Request	(00100 <sub>H</sub> +x*14 <sub>H</sub> )	Application Reset Value: 0000 0000 <sub>H</sub>
SRC_QSPI2HC		
QSPI2 High Speed Capture Service Request	(00178 <sub>H</sub> )	Application Reset Value: 0000 0000 <sub>H</sub>
SRC_QSPI3HC		
QSPI3 High Speed Capture Service Request	(0017C <sub>H</sub> )	Application Reset Value: 0000 0000 <sub>H</sub>
SRC_I2C0DTR		
I2C0 Data Transfer Request	(00220 <sub>H</sub> )	Application Reset Value: 0000 0000 <sub>H</sub>
SRC_I2C0ERR		
I2C0 Error Service Request	(00224 <sub>H</sub> )	Application Reset Value: 0000 0000 <sub>H</sub>
SRC_I2C0P		
I2C0 Protocol Service Request	(00228 <sub>H</sub> )	Application Reset Value: 0000 0000 <sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	SWSC LR	SWS	IOVCL R	IOV	SETR	CLRR	SRR	0							
r	w	rh	w	rh	w	w	rh	r						rwh	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0			TOS			SRE	0								
r			rw			rw	r								

Field	Bits	Type	Description
SRPN	7:0	rw	<b>Service Request Priority Number</b> The SRPN bit field defines the priority of a service request with respect to service requests with to the same service provider (same SRC.TOS configuration): 00 <sub>H</sub> -> Service request is on lowest priority ... FF <sub>H</sub> -> Service request is on highest priority  <b>Notes</b> <ol style="list-style-type: none"> <li>For a CPU 01<sub>H</sub> is the lowest priority as 00<sub>H</sub> is never serviced. For a DMA 00<sub>H</sub> triggers channel 0.</li> <li>For DMA, SRPN must not be greater than the highest implemented DMA channel number.</li> </ol>
SRE	10	rw	<b>Service Request Enable</b> 0 <sub>B</sub> Service request is disabled 1 <sub>B</sub> Service request is enabled

## Interrupt Router (IR)

Field	Bits	Type	Description
<b>TOS</b>	13:11	rw	<b>Type of Service Control</b> The TOS bit field configuration maps a Service Request to an Interrupt Service Provider: 000 <sub>B</sub> CPU0 service is initiated 001 <sub>B</sub> DMA service is initiated 010 <sub>B</sub> CPU1 service is initiated 011 <sub>B</sub> CPU2 service is initiated <b>Others</b> , Reserved (no action)
<b>ECC</b>	20:16	rwh	<b>Error Correction Code</b> The ECC bit field will be updated by the SRN under the following conditions: <ul style="list-style-type: none"> <li>• Write or Read-Modify-Write to SRC[31:0]</li> <li>• Write to SRC[15:0] (16-bit write)</li> <li>• Write to SRC[15:8] or write to SRC[7:0] (byte write)</li> </ul>
<b>SRR</b>	24	rh	<b>Service Request Flag</b> The SRR bit shows the status of the Service Request. 0 <sub>B</sub> No service request is pending 1 <sub>B</sub> A service request is pending
<b>CLRR</b>	25	w	<b>Request Clear Bit</b> The CLRR bit is required to reset <b>SRR</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Clear SRR; bit value is not stored; read always returns 0; no action if SETR is set in parallel.
<b>SETR</b>	26	w	<b>Request Set Bit</b> The SETR bit is required to set <b>SRR</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Set SRR and SWS; SRR bit value is not stored; read always returns 0; no action if CLRR is set in parallel.
<b>IOV</b>	27	rh	<b>Interrupt Trigger Overflow Bit</b> The IOV bit is set by HW if a new service request was triggered via interrupt trigger or <b>SETR</b> bit while the SRN has still an pending service request. 0 <sub>B</sub> No Interrupt Trigger Overflow detected 1 <sub>B</sub> Interrupt Overflow Detected.
<b>IOVCLR</b>	28	w	<b>Interrupt Trigger Overflow Clear Bit</b> IOVCLR is required to reset <b>IOV</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Clear IOV; bit value is not stored; read always returns 0.
<b>SWS</b>	29	rh	<b>SW Sticky Bit</b> The Software Sticky Bit is set when the <b>SRR</b> bit has been set via the <b>SETR</b> bit. This bit can be cleared by writing with 1 to <b>SWSCLR</b> . Writing to SWS has no effect. 0 <sub>B</sub> No interrupt was initiated via SETR 1 <sub>B</sub> Interrupt was initiated via SETR

## Interrupt Router (IR)

Field	Bits	Type	Description
<b>SWSCLR</b>	30	w	<b>SW Sticky Clear Bit</b> SWSCLR is required to reset <b>SWS</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Clear SWS; bit value is not stored; read always returns 0.
<b>0</b>	9:8, 15:14, 23:21, 31	r	<b>Reserved</b> Read as 0; should be written with 0.

## SRC\_CCUXSRy (x=0-1;y=0-3)

CCUX Service Request y (002C0<sub>H</sub>+x\*10<sub>H</sub>+y\*4) Application Reset Value: 0000 0000<sub>H</sub>

## SRC\_GPT120CIRQ

GPT120 CAPREL Service Request (002E0<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>

## SRC\_GPT120T2

GPT120 Timer 2 Service Request (002E4<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>

## SRC\_GPT120T3

GPT120 Timer 3 Service Request (002E8<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>

## SRC\_GPT120T4

GPT120 Timer 4 Service Request (002EC<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>

## SRC\_GPT120T5

GPT120 Timer 5 Service Request (002F0<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>

## SRC\_GPT120T6

GPT120 Timer 6 Service Request (002F4<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>

## SRC\_STMxSRy (x=0-2;y=0-1)

System Timer x Service Request y (00300<sub>H</sub>+x\*8<sub>H</sub>+y\*4) Application Reset Value: 0000 0000<sub>H</sub>

## SRC\_FCE0

FCE0 Error Service Request (00330<sub>H</sub>) Application Reset Value: 0000 0000<sub>H</sub>

## SRC\_DMAERRy (y=0-3)

DMA Error Service Request y (00340<sub>H</sub>+y\*4) Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	SWSC LR	SWS	IOVCL R	IOV	SETR	CLRR	SRR	0	0	0	0	0	0	0	0
r	w	rh	w	rh	w	w	rh	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	TOS	0	0	0	0	0	0	0	0	0	0	0	0
r	r	r	rw	r	r	r	r	r	r	r	r	r	r	r	r

## Interrupt Router (IR)

Field	Bits	Type	Description
<b>SRPN</b>	7:0	rw	<b>Service Request Priority Number</b> The SRPN bit field defines the priority of a service request with respect to service requests with to the same service provider (same SRC.TOS configuration): 00 <sub>H</sub> -> Service request is on lowest priority ... FF <sub>H</sub> -> Service request is on highest priority  <b>Notes</b> <ol style="list-style-type: none"> <li>For a CPU 01<sub>H</sub> is the lowest priority as 00<sub>H</sub> is never serviced. For a DMA 00<sub>H</sub> triggers channel 0.</li> <li>For DMA, SRPN must not be greater than the highest implemented DMA channel number.</li> </ol>
<b>SRE</b>	10	rw	<b>Service Request Enable</b> 0 <sub>B</sub> Service request is disabled 1 <sub>B</sub> Service request is enabled
<b>TOS</b>	13:11	rw	<b>Type of Service Control</b> The TOS bit field configuration maps a Service Request to an Interrupt Service Provider: 000 <sub>B</sub> CPU0 service is initiated 001 <sub>B</sub> DMA service is initiated 010 <sub>B</sub> CPU1 service is initiated 011 <sub>B</sub> CPU2 service is initiated <b>Others</b> , Reserved (no action)
<b>ECC</b>	20:16	rwh	<b>Error Correction Code</b> The ECC bit field will be updated by the SRN under the following conditions: <ul style="list-style-type: none"> <li>Write or Read-Modify-Write to SRC[31:0]</li> <li>Write to SRC[15:0] (16-bit write)</li> <li>Write to SRC[15:8] or write to SRC[7:0] (byte write)</li> </ul>
<b>SRR</b>	24	rh	<b>Service Request Flag</b> The SRR bit shows the status of the Service Request. 0 <sub>B</sub> No service request is pending 1 <sub>B</sub> A service request is pending
<b>CLRR</b>	25	w	<b>Request Clear Bit</b> The CLRR bit is required to reset <b>SRR</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Clear SRR; bit value is not stored; read always returns 0; no action if SETR is set in parallel.
<b>SETR</b>	26	w	<b>Request Set Bit</b> The SETR bit is required to set <b>SRR</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Set SRR and SWS; SRR bit value is not stored; read always returns 0; no action if CLRR is set in parallel.

## Interrupt Router (IR)

Field	Bits	Type	Description
<b>IOV</b>	27	rh	<b>Interrupt Trigger Overflow Bit</b> The IOV bit is set by HW if a new service request was triggered via interrupt trigger or <b>SETR</b> bit while the SRN has still an pending service request. 0 <sub>B</sub> No Interrupt Trigger Overflow detected 1 <sub>B</sub> Interrupt Overflow Detected.
<b>IOVCLR</b>	28	w	<b>Interrupt Trigger Overflow Clear Bit</b> IOVCLR is required to reset <b>IOV</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Clear IOV; bit value is not stored; read always returns 0.
<b>SWS</b>	29	rh	<b>SW Sticky Bit</b> The Software Sticky Bit is set when the <b>SRR</b> bit has been set via the <b>SETR</b> bit. This bit can be cleared by writing with 1 to <b>SWSCLR</b> . Writing to SWS has no effect. 0 <sub>B</sub> No interrupt was initiated via SETR 1 <sub>B</sub> Interrupt was initiated via SETR
<b>SWSCLR</b>	30	w	<b>SW Sticky Clear Bit</b> SWSCLR is required to reset <b>SWS</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Clear SWS; bit value is not stored; read always returns 0.
<b>0</b>	9:8, 15:14, 23:21, 31	r	<b>Reserved</b> Read as 0; should be written with 0.

<b>SRC_DMACHy (y=0-63)</b>		
<b>DMA Channel y Service Request</b>	<b>(00370<sub>H</sub>+y*4)</b>	<b>Application Reset Value: 0000 0000<sub>H</sub></b>
<b>SRC_GETHy (y=0-9)</b>		
<b>GETH Service Request y</b>	<b>(00580<sub>H</sub>+y*4)</b>	<b>Application Reset Value: 0000 0000<sub>H</sub></b>
<b>SRC_CANxINTy (x=0-1;y=0-15)</b>		
<b>CANx Service Request y</b>	<b>(005B0<sub>H</sub>+x*40<sub>H</sub>+y*4)</b>	<b>Application Reset Value: 0000 0000<sub>H</sub></b>
<b>SRC_VADCGxSRy (x=0-1;y=0-3)</b>		
<b>EVADC Group x Service Request y</b>	<b>(00670<sub>H</sub>+x*10<sub>H</sub>+y*4)</b>	<b>Application Reset Value: 0000 0000<sub>H</sub></b>
<b>SRC_VADCCGxSRy (x=0-1;y=0-3)</b>		
<b>EVADC Common Group x Service Request y</b>	<b>(00750<sub>H</sub>+x*10<sub>H</sub>+y*4)</b>	<b>Application Reset Value: 0000 0000<sub>H</sub></b>
<b>SRC_ERAY0INT0</b>		
<b>E-RAY 0 Service Request 0</b>	<b>(00800<sub>H</sub>)</b>	<b>Application Reset Value: 0000 0000<sub>H</sub></b>
<b>SRC_ERAY0INT1</b>		
<b>E-RAY 0 Service Request 1</b>	<b>(00804<sub>H</sub>)</b>	<b>Application Reset Value: 0000 0000<sub>H</sub></b>
<b>SRC_ERAY0TINT0</b>		
<b>E-RAY 0 Timer Interrupt 0 Service Request</b>	<b>(00808<sub>H</sub>)</b>	<b>Application Reset Value: 0000 0000<sub>H</sub></b>
<b>SRC_ERAY0TINT1</b>		
<b>E-RAY 0 Timer Interrupt 1 Service Request</b>	<b>(0080C<sub>H</sub>)</b>	<b>Application Reset Value: 0000 0000<sub>H</sub></b>
<b>SRC_ERAY0NDAT0</b>		
<b>E-RAY 0 New Data 0 Service Request</b>	<b>(00810<sub>H</sub>)</b>	<b>Application Reset Value: 0000 0000<sub>H</sub></b>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	SWSC LR	SWS	IOVCL R	IOV	SETR	CLRR	SRR	0			ECC				
r	w	rh	w	rh	w	w	rh	r			rwh				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0		TOS			SRE	0		SRPN							
r	rw			rw		r					rw				

Field	Bits	Type	Description
SRPN	7:0	rw	<p><b>Service Request Priority Number</b></p> <p>The SRPN bit field defines the priority of a service request with respect to service requests with to the same service provider (same SRC.TOS configuration):</p> <p>00<sub>H</sub> -&gt; Service request is on lowest priority</p> <p>...</p> <p>FF<sub>H</sub> -&gt; Service request is on highest priority</p> <p><b>Notes</b></p> <ol style="list-style-type: none"> <li>For a CPU 01<sub>H</sub> is the lowest priority as 00<sub>H</sub> is never serviced. For a DMA 00<sub>H</sub> triggers channel 0.</li> <li>For DMA, SRPN must not be greater than the highest implemented DMA channel number.</li> </ol>
SRE	10	rw	<p><b>Service Request Enable</b></p> <p>0<sub>B</sub> Service request is disabled</p> <p>1<sub>B</sub> Service request is enabled</p>

## Interrupt Router (IR)

Field	Bits	Type	Description
<b>TOS</b>	13:11	rw	<b>Type of Service Control</b> The TOS bit field configuration maps a Service Request to an Interrupt Service Provider: 000 <sub>B</sub> CPU0 service is initiated 001 <sub>B</sub> DMA service is initiated 010 <sub>B</sub> CPU1 service is initiated 011 <sub>B</sub> CPU2 service is initiated <b>Others</b> , Reserved (no action)
<b>ECC</b>	20:16	rwh	<b>Error Correction Code</b> The ECC bit field will be updated by the SRN under the following conditions: <ul style="list-style-type: none"> <li>• Write or Read-Modify-Write to SRC[31:0]</li> <li>• Write to SRC[15:0] (16-bit write)</li> <li>• Write to SRC[15:8] or write to SRC[7:0] (byte write)</li> </ul>
<b>SRR</b>	24	rh	<b>Service Request Flag</b> The SRR bit shows the status of the Service Request. 0 <sub>B</sub> No service request is pending 1 <sub>B</sub> A service request is pending
<b>CLRR</b>	25	w	<b>Request Clear Bit</b> The CLRR bit is required to reset <b>SRR</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Clear SRR; bit value is not stored; read always returns 0; no action if SETR is set in parallel.
<b>SETR</b>	26	w	<b>Request Set Bit</b> The SETR bit is required to set <b>SRR</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Set SRR and SWS; SRR bit value is not stored; read always returns 0; no action if CLRR is set in parallel.
<b>IOV</b>	27	rh	<b>Interrupt Trigger Overflow Bit</b> The IOV bit is set by HW if a new service request was triggered via interrupt trigger or <b>SETR</b> bit while the SRN has still an pending service request. 0 <sub>B</sub> No Interrupt Trigger Overflow detected 1 <sub>B</sub> Interrupt Overflow Detected.
<b>IOVCLR</b>	28	w	<b>Interrupt Trigger Overflow Clear Bit</b> IOVCLR is required to reset <b>IOV</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Clear IOV; bit value is not stored; read always returns 0.
<b>SWS</b>	29	rh	<b>SW Sticky Bit</b> The Software Sticky Bit is set when the <b>SRR</b> bit has been set via the <b>SETR</b> bit. This bit can be cleared by writing with 1 to <b>SWSCLR</b> . Writing to SWS has no effect. 0 <sub>B</sub> No interrupt was initiated via SETR 1 <sub>B</sub> Interrupt was initiated via SETR



## Interrupt Router (IR)

Field	Bits	Type	Description
<b>SWSCLR</b>	30	w	<b>SW Sticky Clear Bit</b> SWSCLR is required to reset <b>SWS</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Clear SWS; bit value is not stored; read always returns 0.
<b>0</b>	9:8, 15:14, 23:21, 31	r	<b>Reserved</b> Read as 0; should be written with 0.

**SRC\_ERAY0NDAT1**

**E-RAY 0 New Data 1 Service Request** (00814<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

**SRC\_ERAY0MBSC0**

**E-RAY 0 Message Buffer Status Changed 0 Service Request**(00818<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

**SRC\_ERAY0MBSC1**

**E-RAY 0 Message Buffer Status Changed 1 Service Request**(0081C<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

**SRC\_ERAY0OBUSY**

**E-RAY 0 Output Buffer Busy** (00820<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

**SRC\_ERAY0IBUSY**

**E-RAY 0 Input Buffer Busy** (00824<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

**SRC\_DMUHOST**

**DMU Host Service Request** (00860<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

**SRC\_DMUFSI**

**DMU FSI Service Request** (00864<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

**SRC\_HSM<sub>y</sub> (y=0-1)**

**HSM Service Request y** (00870<sub>H</sub>+y\*4) **Application Reset Value: 0000 0000<sub>H</sub>**

**SRC\_SCUERU<sub>x</sub> (x=0-3)**

**SCU ERU Service Request x** (00880<sub>H</sub>+x\*4) **Application Reset Value: 0000 0000<sub>H</sub>**

**SRC\_PMSDTS**

**PMS DTS Service Request** (008AC<sub>H</sub>) **Application Reset Value: 0000 0000<sub>H</sub>**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	SWSC LR	SWS	IOVCL R	IOV	SETR	CLRR	SRR	0	0	0	0	0	0	0	0
r	w	rh	w	rh	w	w	rh		r				rwh		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	TOS	0	SRE	0	0	0	0	0	0	0	0	0	0
r			rw		rw		r						rw		

## Interrupt Router (IR)

Field	Bits	Type	Description
<b>SRPN</b>	7:0	rw	<b>Service Request Priority Number</b> The SRPN bit field defines the priority of a service request with respect to service requests with to the same service provider (same SRC.TOS configuration): 00 <sub>H</sub> -> Service request is on lowest priority ... FF <sub>H</sub> -> Service request is on highest priority  <b>Notes</b> <ol style="list-style-type: none"> <li>For a CPU 01<sub>H</sub> is the lowest priority as 00<sub>H</sub> is never serviced. For a DMA 00<sub>H</sub> triggers channel 0.</li> <li>For DMA, SRPN must not be greater than the highest implemented DMA channel number.</li> </ol>
<b>SRE</b>	10	rw	<b>Service Request Enable</b> 0 <sub>B</sub> Service request is disabled 1 <sub>B</sub> Service request is enabled
<b>TOS</b>	13:11	rw	<b>Type of Service Control</b> The TOS bit field configuration maps a Service Request to an Interrupt Service Provider: 000 <sub>B</sub> CPU0 service is initiated 001 <sub>B</sub> DMA service is initiated 010 <sub>B</sub> CPU1 service is initiated 011 <sub>B</sub> CPU2 service is initiated <b>Others</b> , Reserved (no action)
<b>ECC</b>	20:16	rwh	<b>Error Correction Code</b> The ECC bit field will be updated by the SRN under the following conditions: <ul style="list-style-type: none"> <li>Write or Read-Modify-Write to SRC[31:0]</li> <li>Write to SRC[15:0] (16-bit write)</li> <li>Write to SRC[15:8] or write to SRC[7:0] (byte write)</li> </ul>
<b>SRR</b>	24	rh	<b>Service Request Flag</b> The SRR bit shows the status of the Service Request. 0 <sub>B</sub> No service request is pending 1 <sub>B</sub> A service request is pending
<b>CLRR</b>	25	w	<b>Request Clear Bit</b> The CLRR bit is required to reset <b>SRR</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Clear SRR; bit value is not stored; read always returns 0; no action if SETR is set in parallel.
<b>SETR</b>	26	w	<b>Request Set Bit</b> The SETR bit is required to set <b>SRR</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Set SRR and SWS; SRR bit value is not stored; read always returns 0; no action if CLRR is set in parallel.

## Interrupt Router (IR)

Field	Bits	Type	Description
<b>IOV</b>	27	rh	<b>Interrupt Trigger Overflow Bit</b> The IOV bit is set by HW if a new service request was triggered via interrupt trigger or <b>SETR</b> bit while the SRN has still an pending service request. 0 <sub>B</sub> No Interrupt Trigger Overflow detected 1 <sub>B</sub> Interrupt Overflow Detected.
<b>IOVCLR</b>	28	w	<b>Interrupt Trigger Overflow Clear Bit</b> IOVCLR is required to reset <b>IOV</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Clear IOV; bit value is not stored; read always returns 0.
<b>SWS</b>	29	rh	<b>SW Sticky Bit</b> The Software Sticky Bit is set when the <b>SRR</b> bit has been set via the <b>SETR</b> bit. This bit can be cleared by writing with 1 to <b>SWSCLR</b> . Writing to SWS has no effect. 0 <sub>B</sub> No interrupt was initiated via SETR 1 <sub>B</sub> Interrupt was initiated via SETR
<b>SWSCLR</b>	30	w	<b>SW Sticky Clear Bit</b> SWSCLR is required to reset <b>SWS</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Clear SWS; bit value is not stored; read always returns 0.
<b>0</b>	9:8, 15:14, 23:21, 31	r	<b>Reserved</b> Read as 0; should be written with 0.

## Interrupt Router (IR)

SRC\_PMSx (x=0-3)

Power Management System Service Request x(008B0<sub>H</sub>+x\*4)Application Reset Value: 0000 0000<sub>H</sub>

SRC\_SCR

Stand By Controller Service Request (008C0<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>

SRC\_SMUy (y=0-2)

SMU Service Request y (008D0<sub>H</sub>+y\*4)Application Reset Value: 0000 0000<sub>H</sub>

SRC\_HSPDM0BFR

HSPDM0 Buffer Service Request (00900<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>

SRC\_HSPDM0RAMP

HSPDM0 RAMP Events Service Request (00904<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>

SRC\_HSPDM0ERR

HSPDM0 Error / RAM Overflow Service Request (00908<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>

SRC\_RIFxERR (x=0-1)

Radar Interface x Error Service Request (00970<sub>H</sub>+x\*8)Application Reset Value: 0000 0000<sub>H</sub>

SRC\_RIFxINT (x=0-1)

Radar Interface x Service Request (00974<sub>H</sub>+x\*8)Application Reset Value: 0000 0000<sub>H</sub>

SRC\_SPUxINT (x=0-1)

SPU x Service Request (00980<sub>H</sub>+x\*8)Application Reset Value: 0000 0000<sub>H</sub>

SRC\_SPUxERR (x=0-1)

SPU x Error Service Request (00984<sub>H</sub>+x\*8)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	SWSC LR	SWS	IOVCL R	IOV	SETR	CLRR	SRR	0							
r	w	rh	w	rh	w	w	rh		r					rwh	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0			TOS			SRE	0								
r			rw			rw	r								

Field	Bits	Type	Description
SRPN	7:0	rw	<b>Service Request Priority Number</b> The SRPN bit field defines the priority of a service request with respect to service requests with to the same service provider (same SRC.TOS configuration): 00 <sub>H</sub> -> Service request is on lowest priority ... FF <sub>H</sub> -> Service request is on highest priority  <b>Notes</b> <ol style="list-style-type: none"> <li>For a CPU 01<sub>H</sub> is the lowest priority as 00<sub>H</sub> is never serviced. For a DMA 00<sub>H</sub> triggers channel 0.</li> <li>For DMA, SRPN must not be greater than the highest implemented DMA channel number.</li> </ol>
SRE	10	rw	<b>Service Request Enable</b> 0 <sub>B</sub> Service request is disabled 1 <sub>B</sub> Service request is enabled

## Interrupt Router (IR)

Field	Bits	Type	Description
<b>TOS</b>	13:11	rw	<b>Type of Service Control</b> The TOS bit field configuration maps a Service Request to an Interrupt Service Provider: 000 <sub>B</sub> CPU0 service is initiated 001 <sub>B</sub> DMA service is initiated 010 <sub>B</sub> CPU1 service is initiated 011 <sub>B</sub> CPU2 service is initiated <b>Others</b> , Reserved (no action)
<b>ECC</b>	20:16	rwh	<b>Error Correction Code</b> The ECC bit field will be updated by the SRN under the following conditions: <ul style="list-style-type: none"> <li>• Write or Read-Modify-Write to SRC[31:0]</li> <li>• Write to SRC[15:0] (16-bit write)</li> <li>• Write to SRC[15:8] or write to SRC[7:0] (byte write)</li> </ul>
<b>SRR</b>	24	rh	<b>Service Request Flag</b> The SRR bit shows the status of the Service Request. 0 <sub>B</sub> No service request is pending 1 <sub>B</sub> A service request is pending
<b>CLRR</b>	25	w	<b>Request Clear Bit</b> The CLRR bit is required to reset <b>SRR</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Clear SRR; bit value is not stored; read always returns 0; no action if SETR is set in parallel.
<b>SETR</b>	26	w	<b>Request Set Bit</b> The SETR bit is required to set <b>SRR</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Set SRR and SWS; SRR bit value is not stored; read always returns 0; no action if CLRR is set in parallel.
<b>IOV</b>	27	rh	<b>Interrupt Trigger Overflow Bit</b> The IOV bit is set by HW if a new service request was triggered via interrupt trigger or <b>SETR</b> bit while the SRN has still an pending service request. 0 <sub>B</sub> No Interrupt Trigger Overflow detected 1 <sub>B</sub> Interrupt Overflow Detected.
<b>IOVCLR</b>	28	w	<b>Interrupt Trigger Overflow Clear Bit</b> IOVCLR is required to reset <b>IOV</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Clear IOV; bit value is not stored; read always returns 0.
<b>SWS</b>	29	rh	<b>SW Sticky Bit</b> The Software Sticky Bit is set when the <b>SRR</b> bit has been set via the <b>SETR</b> bit. This bit can be cleared by writing with 1 to <b>SWSCLR</b> . Writing to SWS has no effect. 0 <sub>B</sub> No interrupt was initiated via SETR 1 <sub>B</sub> Interrupt was initiated via SETR

## Interrupt Router (IR)

Field	Bits	Type	Description
<b>SWSCLR</b>	30	w	<b>SW Sticky Clear Bit</b> SWSCLR is required to reset <b>SWS</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Clear SWS; bit value is not stored; read always returns 0.
<b>0</b>	9:8, 15:14, 23:21, 31	r	<b>Reserved</b> Read as 0; should be written with 0.

## SRC\_GPSRxy (x=0-2;y=0-7)

General Purpose Group x Service Request y(00990<sub>H</sub>+x\*20<sub>H</sub>+y\*4)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0	SWSC LR	SWS	IOVCL R	IOV	SETR	CLRR	SRR	0	0	0	0	0	0	0	0
r	w	rh	w	rh	w	w	rh	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	TOS	0	SRE	0	0	0	0	0	0	0	0	0	0
r	r	r	rw	r	rw	r	r	r	r	r	r	r	r	r	r

Field	Bits	Type	Description
<b>SRPN</b>	7:0	rw	<b>Service Request Priority Number</b> The SRPN bit field defines the priority of a service request with respect to service requests with to the same service provider (same SRC.TOS configuration): 00 <sub>H</sub> -> Service request is on lowest priority ... FF <sub>H</sub> -> Service request is on highest priority  <b>Notes</b> 1. For a CPU 01 <sub>H</sub> is the lowest priority as 00 <sub>H</sub> is never serviced. For a DMA 00 <sub>H</sub> triggers channel 0. 2. For DMA, SRPN must not be greater than the highest implemented DMA channel number.
<b>SRE</b>	10	rw	<b>Service Request Enable</b> 0 <sub>B</sub> Service request is disabled 1 <sub>B</sub> Service request is enabled

## Interrupt Router (IR)

Field	Bits	Type	Description
<b>TOS</b>	13:11	rw	<b>Type of Service Control</b> The TOS bit field configuration maps a Service Request to an Interrupt Service Provider: 000 <sub>B</sub> CPU0 service is initiated 001 <sub>B</sub> DMA service is initiated 010 <sub>B</sub> CPU1 service is initiated 011 <sub>B</sub> CPU2 service is initiated <b>Others</b> , Reserved (no action)
<b>ECC</b>	20:16	rwh	<b>Error Correction Code</b> The ECC bit field will be updated by the SRN under the following conditions: <ul style="list-style-type: none"> <li>• Write or Read-Modify-Write to SRC[31:0]</li> <li>• Write to SRC[15:0] (16-bit write)</li> <li>• Write to SRC[15:8] or write to SRC[7:0] (byte write)</li> </ul>
<b>SRR</b>	24	rh	<b>Service Request Flag</b> The SRR bit shows the status of the Service Request. 0 <sub>B</sub> No service request is pending 1 <sub>B</sub> A service request is pending
<b>CLRR</b>	25	w	<b>Request Clear Bit</b> The CLRR bit is required to reset <b>SRR</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Clear SRR; bit value is not stored; read always returns 0; no action if SETR is set in parallel.
<b>SETR</b>	26	w	<b>Request Set Bit</b> The SETR bit is required to set <b>SRR</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Set SRR and SWS; SRR bit value is not stored; read always returns 0; no action if CLRR is set in parallel.
<b>IOV</b>	27	rh	<b>Interrupt Trigger Overflow Bit</b> The IOV bit is set by HW if a new service request was triggered via interrupt trigger or <b>SETR</b> bit while the SRN has still an pending service request. 0 <sub>B</sub> No Interrupt Trigger Overflow detected 1 <sub>B</sub> Interrupt Overflow Detected.
<b>IOVCLR</b>	28	w	<b>Interrupt Trigger Overflow Clear Bit</b> IOVCLR is required to reset <b>IOV</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Clear IOV; bit value is not stored; read always returns 0.
<b>SWS</b>	29	rh	<b>SW Sticky Bit</b> The Software Sticky Bit is set when the <b>SRR</b> bit has been set via the <b>SETR</b> bit. This bit can be cleared by writing with 1 to <b>SWSCLR</b> . Writing to SWS has no effect. 0 <sub>B</sub> No interrupt was initiated via SETR 1 <sub>B</sub> Interrupt was initiated via SETR

## Interrupt Router (IR)

Field	Bits	Type	Description
<b>SWSCLR</b>	30	w	<b>SW Sticky Clear Bit</b> SWSCLR is required to reset <b>SWS</b> . 0 <sub>B</sub> No action 1 <sub>B</sub> Clear SWS; bit value is not stored; read always returns 0.
<b>0</b>	9:8, 15:14, 23:21, 31	r	<b>Reserved</b> Read as 0; should be written with 0.

## 16.6 Revision History

Table 205 Revision History

Reference	Change to Previous Version	
<b>V1.2.6</b>		
–	No functional changes	
<b>V1.2.7</b>		
	No functional change	
<b>V1.2.8</b>		
	Removed connection table.	
<b>V1.2.9</b>		
	No changes.	
<b>V1.2.10</b>		
–	No functional changes.	
<b>V1.2.11</b>		
<b>Page 6</b>	Updated bullet list item.	



## **17 Flexible CRC Engine (FCE)**

For the general description of the module and the registers, please refer to the family spec.

### **17.1 TC35x Specific IP Configuration**

There are no device specific IP configurations.

## Flexible CRC Engine (FCE)

## 17.2 TC35x Specific Register Set

Table 206 Register Address Space - FCE

Module	Base Address	End Address	Note
FCE	F0000000 <sub>H</sub>	F00001FF <sub>H</sub>	FPI slave interface

Table 207 Register Overview - FCE (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
FCE_CLC	Clock Control Register	000 <sub>H</sub>	U,SV	E,SV,P	Application Reset	See Family Spec
FCE_ID	Module Identification Register	008 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
FCE_CHSTS	Channels Status Register	020 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
FCE_KRSTCLR	Kernel Reset Status Clear Register	0EC <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
FCE_KRST1	Kernel Reset Register 1	0F0 <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
FCE_KRST0	Kernel Reset Register 0	0F4 <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
FCE_ACCEN1	Access Enable Register 1	0F8 <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec
FCE_ACCEN0	Access Enable Register 0	0FC <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec
FCE_IRi (i=0-7)	Input Register i	100 <sub>H</sub> +i*2 0 <sub>H</sub>	U,SV	P,U,SV	Application Reset	See Family Spec
FCE_RESi (i=0-7)	CRC Result Register i	104 <sub>H</sub> +i*2 0 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
FCE_CFGi (i=0-7)	CRC Configuration Register i	108 <sub>H</sub> +i*2 0 <sub>H</sub>	U,SV	P,E,SV	Application Reset	See Family Spec
FCE_STSi (i=0-7)	CRC Status Register i	10C <sub>H</sub> +i*2 0 <sub>H</sub>	U,SV	P,U,SV	Application Reset	See Family Spec

## Flexible CRC Engine (FCE)

Table 207 Register Overview - FCE (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
FCE_LENGTHi (i=0-7)	CRC Length Register i	$110_H + i * 2$ $0_H$	U,SV	P,U,SV	Application Reset	See Family Spec
FCE_CHECKi (i=0-7)	CRC Check Register i	$114_H + i * 2$ $0_H$	U,SV	P,U,SV	Application Reset	See Family Spec
FCE_CRCi (i=0-7)	CRC Register i	$118_H + i * 2$ $0_H$	U,SV	P,U,SV	Application Reset	See Family Spec
FCE_CTRLi (i=0-7)	CRC Test Register i	$11C_H + i * 2$ $0_H$	U,SV	P,U,SV	Application Reset	See Family Spec

## 17.3 TC35x Specific Registers

No deviations from the Family Spec

## 17.4 Connectivity

Table 208 Connections of FCE

Interface Signals	connects		Description
FCE:SRC_FCE	to	INT:fce0.SRC_FCE	FCE Service Request

## 17.5 Revision History

Table 209 Revision History

Reference	Change to Previous Version	Comment
V4.2.9	No functional changes.	

## Direct Memory Access (DMA)

# 18 Direct Memory Access (DMA)

This is the TC35x specific information related to the DMA module of the AURIXTC3XX product family.

## 18.1 TC35x Specific IP Configuration

The TC35x DMA contains 64 DMA channels.

## 18.2 TC35x Specific Register Set

**Table 210 Register Address Space - DMA**

Module	Base Address	End Address	Note
DMA	F0010000 <sub>H</sub>	F0013FFF <sub>H</sub>	FPI slave interface

**Table 211 Register Overview - DMA (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
DMA_CLC	DMA Clock Control Register	0000 <sub>H</sub>	U,SV	SV,E,P00,P01	Application Reset	See Family Spec
DMA_ID	DMA Identification Register	0008 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
DMA_ACCENr0 (r=0-3)	RP r Access Enable Register 0	0040 <sub>H</sub> +r*8	U,SV	SV,SE	Application Reset	See Family Spec
DMA_ACCENr1 (r=0-3)	RP r Access Enable Register 1	0044 <sub>H</sub> +r*8	U,SV	nBE	Application Reset	See Family Spec
DMA_EERm (m=0-1)	ME m Enable Error Register	0120 <sub>H</sub> +m*1000 <sub>H</sub>	U,SV	SV	Application Reset	See Family Spec
DMA_ERRSRm (m=0-1)	ME m Error Status Register	0124 <sub>H</sub> +m*1000 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
DMA_CLREm (m=0-1)	ME m Clear Error Register	0128 <sub>H</sub> +m*1000 <sub>H</sub>	U,SV	SV	Application Reset	See Family Spec
DMA_MEmSR (m=0-1)	ME m Status Register	0130 <sub>H</sub> +m*1000 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
DMA_MEm0R (m=0-1)	ME m Read Register 0	0140 <sub>H</sub> +m*1000 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec

## Direct Memory Access (DMA)

Table 211 Register Overview - DMA (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
DMA_MEm1R (m=0-1)	ME m Read Register 1	0144 <sub>H</sub> +m *1000 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
DMA_MEm2R (m=0-1)	ME m Read Register 2	0148 <sub>H</sub> +m *1000 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
DMA_MEm3R (m=0-1)	ME m Read Register 3	014C <sub>H</sub> + m*1000 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
DMA_MEm4R (m=0-1)	ME m Read Register 4	0150 <sub>H</sub> +m *1000 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
DMA_MEm5R (m=0-1)	ME m Read Register 5	0154 <sub>H</sub> +m *1000 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
DMA_MEm6R (m=0-1)	ME m Read Register 6	0158 <sub>H</sub> +m *1000 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
DMA_MEm7R (m=0-1)	ME m Read Register 7	015C <sub>H</sub> + m*1000 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
DMA_MEmRDCR C (m=0-1)	ME m Channel Read Data CRC Register	0180 <sub>H</sub> +m *1000 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
DMA_MEmSDCR C (m=0-1)	ME m Channel Source and Destination Address CRC Register	0184 <sub>H</sub> +m *1000 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
DMA_MEmSADR (m=0-1)	ME m Channel Source Address Register	0188 <sub>H</sub> +m *1000 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
DMA_MEmDADR (m=0-1)	ME m Channel Destination Address Register	018C <sub>H</sub> + m*1000 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
DMA_MEmADICR (m=0-1)	ME m Channel Address and Interrupt Control Register	0190 <sub>H</sub> +m *1000 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
DMA_MEmCHCR (m=0-1)	ME m Channel Control Register	0194 <sub>H</sub> +m *1000 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
DMA_MEmSHAD R (m=0-1)	ME m Channel Shadow Address Register	0198 <sub>H</sub> +m *1000 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec

## Direct Memory Access (DMA)

Table 211 Register Overview - DMA (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
DMA_MEmCHSR (m=0-1)	ME m Channel Status Register	019C <sub>H</sub> + m*1000 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
DMA_OTSS	DMA OCDS Trigger Set Select	1200 <sub>H</sub>	U,SV	SV	See Family Spec	See Family Spec
DMA_PRR0	DMA Pattern Read Register 0	1208 <sub>H</sub>	U,SV	SV	Application Reset	See Family Spec
DMA_PRR1	DMA Pattern Read Register 1	120C <sub>H</sub>	U,SV	SV	Application Reset	See Family Spec
DMA_TIME	DMA Time Register	1210 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
DMA_MODER (r=0-3)	RP r Mode Register	1300 <sub>H</sub> +r* 4	U,SV	SV,SE,P00, P01	Application Reset	See Family Spec
DMA_ERRINTRr (r=0-3)	RP r Error Interrupt Set Register	1320 <sub>H</sub> +r* 4	U,SV	SV,Pr	Application Reset	See Family Spec
DMA_HRRc (c=000-63)	DMA Channel c Resource Partition Register	1800 <sub>H</sub> +c *4	U,SV	SV,SE,P00, P01	Application Reset	See Family Spec
DMA_SUSENRc (c=000-63)	DMA Channel c Suspend Enable Register	1A00 <sub>H</sub> +c *4	U,SV	SV,E,Pr	See Family Spec	See Family Spec
DMA_SUSACRc (c=000-63)	DMA Channel c Suspend Acknowledge Register	1C00 <sub>H</sub> +c *4	U,SV	BE	See Family Spec	See Family Spec
DMA_TSRc (c=000-63)	DMA Channel c Transaction State Register	1E00 <sub>H</sub> +c *4	U,SV	SV,Pr	Application Reset	See Family Spec
DMA_RDCRCRc (c=000-63)	DMARAM Channel c Read Data CRC Register	2000 <sub>H</sub> +c *20 <sub>H</sub>	U,SV	SV,Pr	Application Reset	See Family Spec
DMA_SDCRCRc (c=000-63)	DMARAM Channel c Source and Destination Address CRC Register	2004 <sub>H</sub> +c *20 <sub>H</sub>	U,SV	SV,Pr	Application Reset	See Family Spec
DMA_SADRC (c=000-63)	DMARAM Channel c Source Address Register	2008 <sub>H</sub> +c *20 <sub>H</sub>	U,SV	SV,Pr	Application Reset	See Family Spec

## Direct Memory Access (DMA)

**Table 211 Register Overview - DMA (ascending Offset Address) (cont'd)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
DMA_DADRC (c=000-63)	DMARAM Channel c Destination Address Register	$200C_H + c * 20_H$	U,SV	SV,Pr	Application Reset	See Family Spec
DMA_ADICRC (c=000-63)	DMARAM Channel c Address and Interrupt Control Register	$2010_H + c * 20_H$	U,SV	SV,Pr	Application Reset	See Family Spec
DMA_CHCFGRC (c=000-63)	DMARAM Channel c Configuration Register	$2014_H + c * 20_H$	U,SV	SV,Pr	Application Reset	See Family Spec
DMA_SHADRC (c=000-63)	DMARAM Channel c Shadow Address Register	$2018_H + c * 20_H$	U,SV	SV,Pr	Application Reset	See Family Spec
DMA_CHCSRc (c=000-63)	DMARAM Channel c Control and Status Register	$201C_H + c * 20_H$	U,SV	SV,Pr	Application Reset	See Family Spec

## 18.3 TC35x Specific Registers

No deviations from the Family Spec

## 18.4 Connectivity

**Table 212 Connections of DMA**

Interface Signals	connects		Description
DMA:fpio_sleep_n	from	SCU:scu_syst_sleep_n	Sleep Control
DMA:ERR_INT(3:0)	to	INT:dma.ERR_INT(3:0)	DMA Error Service Request
DMA:CH_INT(127:0)	to	INT:dma.CH_INT(127:0)	DMA Channel Service Request

## 18.5 Revision History

**Table 213 Revision History**

Reference	Change to Previous Version	Comment
<b>V0.1.15</b>		
-	Connectivity table updated.	
<b>V0.1.16</b>		
-	No functional changes.	
<b>V0.1.17</b>		
-	No functional changes.	
<b>V0.1.18</b>		
-	No functional changes.	

## Signal Processing Unit (SPU)

## 19 Signal Processing Unit (SPU)

This is the device specific information related to the AURIX™ TC35x version of the SPU.

### 19.1 TC35x Specific IP Configuration

There is no specific configuration of the SPU for this device

### 19.2 TC35x Specific Register Set

**Table 214 Register Address Space - SPU**

Module	Base Address	End Address	Note
SPU0	FA800000 <sub>H</sub>	FA8007FF <sub>H</sub>	BBB Slave Interface to the SPU Special Function Registers
(SPU0)	FAA00000 <sub>H</sub>	FAA0FFFF <sub>H</sub>	BBB Slave Interface for Accessing the SPU Config RAM
SPU1	FAC00000 <sub>H</sub>	FAC007FF <sub>H</sub>	BBB Slave Interface to the SPU Special Function Registers
(SPU1)	FAE00000 <sub>H</sub>	FAE0FFFF <sub>H</sub>	BBB Slave Interface for Accessing the SPU Config RAM

**Table 215 Register Overview - SPU0 (ascending Offset Address)**

Short Name	Long Name	Offset Address	Page Number
SPU0_CLC	Clock Control	00000 <sub>H</sub>	See Family Spec
SPU0_MODID	Module Identification Register	00004 <sub>H</sub>	See Family Spec
SPU0_STAT	Status and Reporting	00008 <sub>H</sub>	See Family Spec
SPU0_ID_CONF	Input DMA Configuration	00030 <sub>H</sub>	See Family Spec
SPU0_ID_CONF2	Input DMA Configuration 2	00034 <sub>H</sub>	See Family Spec
SPU0_ID_RM_CONF	Input DMA Configuration: Radar Memory	00038 <sub>H</sub>	See Family Spec
SPU0_ID_RM_ILO	Inner Loop Address Offset	0003C <sub>H</sub>	See Family Spec
SPU0_ID_RM_OLO	Outer Loop Address Offset	00040 <sub>H</sub>	See Family Spec



## Signal Processing Unit (SPU)

Table 215 Register Overview - SPU0 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
SPU0_ID_RM_BLO	Bin Offset Address Configuration	00044 <sub>H</sub>	See Family Spec
SPU0_ID_RM_IOLR	Inner and Outer Loop Repeat	00048 <sub>H</sub>	See Family Spec
SPU0_ID_RM_BLR	Bin Loop Repeat	0004C <sub>H</sub>	See Family Spec
SPU0_ID_RM_ACFG0	Spare Configuration Register	00050 <sub>H</sub>	See Family Spec
SPU0_ID_RM_ACFG1	Spare Configuration Register	00054 <sub>H</sub>	See Family Spec
SPU0_PACTR	Partial-Acquisition Counter	00058 <sub>H</sub>	See Family Spec
SPU0_DPASS_CONF	Double Pass Configuration	0005C <sub>H</sub>	See Family Spec
SPU0_BEx_LDR_CONF (x=0-1)	Loader Configuration	00060 <sub>H</sub> +x*40 <sub>H</sub>	See Family Spec
SPU0_BEx_LDR_CONF2 (x=0-1)	Loader Configuration Extended	00064 <sub>H</sub> +x*40 <sub>H</sub>	See Family Spec
SPU0_BEx_Aj_ANTOFST (j=0-3;x=0-1)	Antenna Offset	00068 <sub>H</sub> +x*40 <sub>H</sub> +j*4	See Family Spec
SPU0_BEx_UNLDR_CONF (x=0-1)	Unloader Configuration	00078 <sub>H</sub> +x*40 <sub>H</sub>	See Family Spec
SPU0_BEx_UNLDR_CONF2 (x=0-1)	Unloader Configuration 2	0007C <sub>H</sub> +x*40 <sub>H</sub>	See Family Spec
SPU0_BEx_UNLDR_ACFG (x=0-1)	Spare Configuration Register	00080 <sub>H</sub> +x*40 <sub>H</sub>	See Family Spec
SPU0_BEx_ODP_CONF (x=0-1)	Output Data Processor Configuration	00084 <sub>H</sub> +x*40 <sub>H</sub>	See Family Spec

## Signal Processing Unit (SPU)

Table 215 Register Overview - SPU0 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
SPU0_BE <sub>x</sub> _NCICTRL (x=0-1)	NCI Control	00088 <sub>H</sub> +x*40 <sub>H</sub>	See Family Spec
SPU0_BE <sub>x</sub> _SUMCTRL (x=0-1)	Summation Unit Control	0008C <sub>H</sub> +x*40 <sub>H</sub>	See Family Spec
SPU0_BE <sub>x</sub> _PWRSUM (x=0-1)	Power Summation	00090 <sub>H</sub> +x*40 <sub>H</sub>	See Family Spec
SPU0_BE <sub>x</sub> _PWRCTRL (x=0-1)	Power Information Channel Control	00094 <sub>H</sub> +x*40 <sub>H</sub>	See Family Spec
SPU0_BE <sub>x</sub> _CFARCTRL (x=0-1)	CFAR Module Control	00098 <sub>H</sub> +x*40 <sub>H</sub>	See Family Spec
SPU0_BE <sub>x</sub> _SBCTRL (x=0-1)	Sideband Control	0009C <sub>H</sub> +x*40 <sub>H</sub>	See Family Spec
SPU0_BIN <sub>m</sub> _REJ (m=0-63)	Bin Rejection Mask	000E0 <sub>H</sub> +m*4	See Family Spec
SPU0_MAGAPPROX	Magnitude Approximation Constants	001E0 <sub>H</sub>	See Family Spec
SPU0_NCISCALAR0	NCI Antennae Scaling Factor	001E4 <sub>H</sub>	See Family Spec
SPU0_NCISCALAR1	NCI Antennae Scaling Factor	001E8 <sub>H</sub>	See Family Spec
SPU0_NCISCALAR2	NCI Antennae Scaling Factor	001EC <sub>H</sub>	See Family Spec
SPU0_NCISCALAR3	NCI Antennae Scaling Factor	001F0 <sub>H</sub>	See Family Spec
SPU0_CFARCFG	CFAR Configuration	001F4 <sub>H</sub>	See Family Spec
SPU0_CFARCFG2	CFAR Configuration 2	001F8 <sub>H</sub>	See Family Spec

## Signal Processing Unit (SPU)

Table 215 Register Overview - SPU0 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
SPU0_CFARCFG3	CFAR Configuration 3	001FC <sub>H</sub>	See Family Spec
SPU0_SCALARADD	Scalar Addition Operand	00200 <sub>H</sub>	See Family Spec
SPU0_SCALARMULT	Scalar Multiplication Operand	00204 <sub>H</sub>	See Family Spec
SPU0_BINREJCTRL	Bin Rejection Unit Control	00208 <sub>H</sub>	See Family Spec
SPU0_LCLMAX	Local Maximum Control	0020C <sub>H</sub>	See Family Spec
SPU0_ACFG2	Spare Configuration Register	00210 <sub>H</sub>	See Family Spec
SPU0_REGCRC	Register CRC	00218 <sub>H</sub>	See Family Spec
SPU0_CTRL	SPU Control	0021C <sub>H</sub>	See Family Spec
SPU0_MDq_METADATA (q=0-1)	Dataset Metadata	00220 <sub>H</sub> +q*88 <sub>H</sub>	See Family Spec
SPU0_MDq_BINCOUNT (q=0-1)	Bin Rejection Unit Tracking	00224 <sub>H</sub> +q*88 <sub>H</sub>	See Family Spec
SPU0_MDq_MASKm_ACCEPT (m=0-31;q=0-1)	Bin Acceptance Mask	00228 <sub>H</sub> +q*88 <sub>H</sub> +m*4	See Family Spec
SPU0_IDMCNT	Input DMA Count	00330 <sub>H</sub>	See Family Spec
SPU0_IBMCNT	Input Buffer Memory Count	00334 <sub>H</sub>	See Family Spec
SPU0_LDRCNT	Input Buffer Memory Read Count	00338 <sub>H</sub>	See Family Spec

## Signal Processing Unit (SPU)

Table 215 Register Overview - SPU0 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
SPU0_FFTWCNT	FFT Load Count	0033C <sub>H</sub>	See Family Spec
SPU0_FFTRCNT	FFT Unload Count	00340 <sub>H</sub>	See Family Spec
SPU0_ULDRCNT	Output Buffer Memory Write Count	00344 <sub>H</sub>	See Family Spec
SPU0_ODMCNT	Output Buffer Memory Read Count	00348 <sub>H</sub>	See Family Spec
SPU0_BRCNT	Bin Rejection Unit Load Count	0034C <sub>H</sub>	See Family Spec
SPU0_CFARCNT	CFAR Unit Load Count	00350 <sub>H</sub>	See Family Spec
SPU0_ODMACNTp (p=0-7)	Output DMA Port Write Count	00354 <sub>H</sub> +p*4	See Family Spec
SPU0_CNTCLR	Safety Counter Clear	00374 <sub>H</sub>	See Family Spec
SPU0_MONITOR	SPU Monitor	00378 <sub>H</sub>	See Family Spec
SPU0_SMCTRL	Safety Mechanism Control Functions	0037C <sub>H</sub>	See Family Spec
SPU0_SMSTAT	Safety Mechanism Status	00380 <sub>H</sub>	See Family Spec
SPU0_SMUSER	Safety Mechanism Control Functions (User)	00384 <sub>H</sub>	See Family Spec
SPU0_DATAAd_CRC (d=0-85)	Monitor CRC Register	00388 <sub>H</sub> +d*4	See Family Spec
SPU0_CTRLLe_CRC (e=0-24)	Monitor CRC Register	00500 <sub>H</sub> +e*4	See Family Spec

## Signal Processing Unit (SPU)

**Table 215 Register Overview - SPU0 (ascending Offset Address) (cont'd)**

Short Name	Long Name	Offset Address	Page Number
SPU0_USROTC	User OCDS Trace Control	007E0 <sub>H</sub>	See Family Spec
SPU0_ACCEN0	Access Enable Register 0	007E4 <sub>H</sub>	See Family Spec
SPU0_ACCEN1	Access Enable Register 1	007E8 <sub>H</sub>	See Family Spec
SPU0_OCS	OCDS Control and Status	007EC <sub>H</sub>	See Family Spec
SPU0_ODA	OCDS Debug Access Register	007F0 <sub>H</sub>	See Family Spec
SPU0_KRST0	Kernel Reset Register 0	007F4 <sub>H</sub>	See Family Spec
SPU0_KRST1	Kernel Reset Register 1	007F8 <sub>H</sub>	See Family Spec
SPU0_KRSTCLR	Kernel Reset Clear	007FC <sub>H</sub>	See Family Spec

**Table 216 Register Overview - SPU1 (ascending Offset Address)**

Short Name	Long Name	Offset Address	Page Number
SPU1_CLC	Clock Control	00000 <sub>H</sub>	See Family Spec
SPU1_MODID	Module Identification Register	00004 <sub>H</sub>	See Family Spec
SPU1_STAT	Status and Reporting	00008 <sub>H</sub>	See Family Spec
SPU1_ID_CONF	Input DMA Configuration	00030 <sub>H</sub>	See Family Spec

## Signal Processing Unit (SPU)

Table 216 Register Overview - SPU1 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
SPU1_ID_CONF2	Input DMA Configuration 2	00034 <sub>H</sub>	See Family Spec
SPU1_ID_RM_CONF	Input DMA Configuration: Radar Memory	00038 <sub>H</sub>	See Family Spec
SPU1_ID_RM_ILO	Inner Loop Address Offset	0003C <sub>H</sub>	See Family Spec
SPU1_ID_RM_OLO	Outer Loop Address Offset	00040 <sub>H</sub>	See Family Spec
SPU1_ID_RM_BLO	Bin Offset Address Configuration	00044 <sub>H</sub>	See Family Spec
SPU1_ID_RM_IOLR	Inner and Outer Loop Repeat	00048 <sub>H</sub>	See Family Spec
SPU1_ID_RM_BLR	Bin Loop Repeat	0004C <sub>H</sub>	See Family Spec
SPU1_ID_RM_ACFG0	Spare Configuration Register	00050 <sub>H</sub>	See Family Spec
SPU1_ID_RM_ACFG1	Spare Configuration Register	00054 <sub>H</sub>	See Family Spec
SPU1_PACTR	Partial-Acquisition Counter	00058 <sub>H</sub>	See Family Spec
SPU1_DPASS_CONF	Double Pass Configuration	0005C <sub>H</sub>	See Family Spec
SPU1_BEx_LDR_CONF (x=0-1)	Loader Configuration	00060 <sub>H</sub> +x*40 <sub>H</sub>	See Family Spec
SPU1_BEx_LDR_CONF2 (x=0-1)	Loader Configuration Extended	00064 <sub>H</sub> +x*40 <sub>H</sub>	See Family Spec
SPU1_BEx_Aj_ANTOFST (j=0-3;x=0-1)	Antenna Offset	00068 <sub>H</sub> +x*40 <sub>H</sub> +j*4	See Family Spec

## Signal Processing Unit (SPU)

Table 216 Register Overview - SPU1 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
SPU1_BE <sub>x</sub> _UNLDR_C ONF (x=0-1)	Unloader Configuration	00078 <sub>H</sub> +x*40 <sub>H</sub>	See Family Spec
SPU1_BE <sub>x</sub> _UNLDR_C ONF2 (x=0-1)	Unloader Configuration 2	0007C <sub>H</sub> +x*40 <sub>H</sub>	See Family Spec
SPU1_BE <sub>x</sub> _UNLDR_A CFG (x=0-1)	Spare Configuration Register	00080 <sub>H</sub> +x*40 <sub>H</sub>	See Family Spec
SPU1_BE <sub>x</sub> _ODP_CO NF (x=0-1)	Output Data Processor Configuration	00084 <sub>H</sub> +x*40 <sub>H</sub>	See Family Spec
SPU1_BE <sub>x</sub> _NCICTRL (x=0-1)	NCI Control	00088 <sub>H</sub> +x*40 <sub>H</sub>	See Family Spec
SPU1_BE <sub>x</sub> _SUMCTRL (x=0-1)	Summation Unit Control	0008C <sub>H</sub> +x*40 <sub>H</sub>	See Family Spec
SPU1_BE <sub>x</sub> _PWRSUM (x=0-1)	Power Summation	00090 <sub>H</sub> +x*40 <sub>H</sub>	See Family Spec
SPU1_BE <sub>x</sub> _PWRCTRL (x=0-1)	Power Information Channel Control	00094 <sub>H</sub> +x*40 <sub>H</sub>	See Family Spec
SPU1_BE <sub>x</sub> _CFARCTR L (x=0-1)	CFAR Module Control	00098 <sub>H</sub> +x*40 <sub>H</sub>	See Family Spec
SPU1_BE <sub>x</sub> _SBCTRL (x=0-1)	Sideband Control	0009C <sub>H</sub> +x*40 <sub>H</sub>	See Family Spec
SPU1_BIN <sub>m</sub> _REJ (m=0-63)	Bin Rejection Mask	000E0 <sub>H</sub> +m*4	See Family Spec
SPU1_MAGAPPROX	Magnitude Approximation Constants	001E0 <sub>H</sub>	See Family Spec
SPU1_NCISCALAR0	NCI Antennae Scaling Factor	001E4 <sub>H</sub>	See Family Spec
SPU1_NCISCALAR1	NCI Antennae Scaling Factor	001E8 <sub>H</sub>	See Family Spec

## Signal Processing Unit (SPU)

Table 216 Register Overview - SPU1 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
SPU1_NCISCALAR2	NCI Antennae Scaling Factor	001EC <sub>H</sub>	See Family Spec
SPU1_NCISCALAR3	NCI Antennae Scaling Factor	001F0 <sub>H</sub>	See Family Spec
SPU1_CFARCFG	CFAR Configuration	001F4 <sub>H</sub>	See Family Spec
SPU1_CFARCFG2	CFAR Configuration 2	001F8 <sub>H</sub>	See Family Spec
SPU1_CFARCFG3	CFAR Configuration 3	001FC <sub>H</sub>	See Family Spec
SPU1_SCALARADD	Scalar Addition Operand	00200 <sub>H</sub>	See Family Spec
SPU1_SCALARMULT	Scalar Multiplication Operand	00204 <sub>H</sub>	See Family Spec
SPU1_BINREJCTRL	Bin Rejection Unit Control	00208 <sub>H</sub>	See Family Spec
SPU1_LCLMAX	Local Maximum Control	0020C <sub>H</sub>	See Family Spec
SPU1_ACFG2	Spare Configuration Register	00210 <sub>H</sub>	See Family Spec
SPU1_REGCRC	Register CRC	00218 <sub>H</sub>	See Family Spec
SPU1_CTRL	SPU Control	0021C <sub>H</sub>	See Family Spec
SPU1_MDq_METADATA (q=0-1)	Dataset Metadata	00220 <sub>H</sub> +q*88 <sub>H</sub>	See Family Spec
SPU1_MDq_BINCOUNT (q=0-1)	Bin Rejection Unit Tracking	00224 <sub>H</sub> +q*88 <sub>H</sub>	See Family Spec



## Signal Processing Unit (SPU)

Table 216 Register Overview - SPU1 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
SPU1_MDq_MASKm_ACCEPT (m=0-31;q=0-1)	Bin Acceptance Mask	00228 <sub>H</sub> +q*88 <sub>H</sub> +m*4	See Family Spec
SPU1_IDMCNT	Input DMA Count	00330 <sub>H</sub>	See Family Spec
SPU1_IBMCNT	Input Buffer Memory Count	00334 <sub>H</sub>	See Family Spec
SPU1_LDRCNT	Input Buffer Memory Read Count	00338 <sub>H</sub>	See Family Spec
SPU1_FFTWCNT	FFT Load Count	0033C <sub>H</sub>	See Family Spec
SPU1_FFTRCNT	FFT Unload Count	00340 <sub>H</sub>	See Family Spec
SPU1_ULDRCNT	Output Buffer Memory Write Count	00344 <sub>H</sub>	See Family Spec
SPU1_ODMCNT	Output Buffer Memory Read Count	00348 <sub>H</sub>	See Family Spec
SPU1_BRCNT	Bin Rejection Unit Load Count	0034C <sub>H</sub>	See Family Spec
SPU1_CFARCNT	CFAR Unit Load Count	00350 <sub>H</sub>	See Family Spec
SPU1_ODMACNTp (p=0-7)	Output DMA Port Write Count	00354 <sub>H</sub> +p*4	See Family Spec
SPU1_CNTCLR	Safety Counter Clear	00374 <sub>H</sub>	See Family Spec
SPU1_MONITOR	SPU Monitor	00378 <sub>H</sub>	See Family Spec
SPU1_SMCTRL	Safety Mechanism Control Functions	0037C <sub>H</sub>	See Family Spec

## Signal Processing Unit (SPU)

**Table 216 Register Overview - SPU1 (ascending Offset Address) (cont'd)**

Short Name	Long Name	Offset Address	Page Number
SPU1_SMSTAT	Safety Mechanism Status	00380 <sub>H</sub>	See Family Spec
SPU1_SMUSER	Safety Mechanism Control Functions (User)	00384 <sub>H</sub>	See Family Spec
SPU1_DATA <sub>d</sub> _CRC (d=0-85)	Monitor CRC Register	00388 <sub>H</sub> +d*4	See Family Spec
SPU1_CTRL <sub>e</sub> _CRC (e=0-24)	Monitor CRC Register	00500 <sub>H</sub> +e*4	See Family Spec
SPU1_USROTC	User OCDS Trace Control	007E0 <sub>H</sub>	See Family Spec
SPU1_ACCEN0	Access Enable Register 0	007E4 <sub>H</sub>	See Family Spec
SPU1_ACCEN1	Access Enable Register 1	007E8 <sub>H</sub>	See Family Spec
SPU1_OCS	OCDS Control and Status	007EC <sub>H</sub>	See Family Spec
SPU1_ODA	OCDS Debug Access Register	007F0 <sub>H</sub>	See Family Spec
SPU1_KRST0	Kernel Reset Register 0	007F4 <sub>H</sub>	See Family Spec
SPU1_KRST1	Kernel Reset Register 1	007F8 <sub>H</sub>	See Family Spec
SPU1_KRSTCLR	Kernel Reset Clear	007FC <sub>H</sub>	See Family Spec

### 19.3 TC35x Specific Registers

No deviations from the Family Spec

### 19.4 Connectivity

Connectivity of the SPUs in the AURIX™ TC35x is as follows

## Signal Processing Unit (SPU)

**Table 217 Connections of SPU0**

Interface Signals	connects		Description
SPU0:SD	to	SPU0:SDI0	SPU Done Output
		SPU1:SDI0	
SPU0:SDI0	from	SPU0:SD	Done indication from SPU0
SPU0:SDI1	from	SPU1:SD	Done Indication from SPU1
SPU0:safety_alarm	to	SMU:safety_alarm=spu.spu0_safety_alarm.safety_alarm	SPU Alarm
SPU0:INT	to	INT:spu0.INT	SPU Service Request
SPU0:ERR		INT:spu0.ERR	

**Table 218 Connections of SPU1**

Interface Signals	connects		Description
SPU1:SD	to	SPU0:SDI1	SPU Done Output
		SPU1:SDI1	
SPU1:SDI0	from	SPU0:SD	Done indication from SPU0
SPU1:SDI1	from	SPU1:SD	Done Indication from SPU1
SPU1:safety_alarm	to	SMU:safety_alarm=spu.spu1_safety_alarm.safety_alarm	SPU Alarm
SPU1:INT	to	INT:spu1.INT	SPU Service Request
SPU1:ERR		INT:spu1.ERR	

## 19.5 Revision History

**Table 219 Revision History**

Reference	Change to Previous Version	Comment
<b>V1.1.20</b>		
<a href="#">Page 12</a>	Previous versions removed from revision history.	
<b>V1.1.21</b>		
All	Text Insets updated for new tools and source versions. All tables updated. No functional changes.	
<b>V1.1.22</b>		
All	Text Insets updated as part of document generation flow. All tables updated. No functional changes.	
<b>V1.1.23</b>		
<a href="#">Page 11</a>	<a href="#">Section 19.4</a> Tables updated to fix formatting error in interrupt connections	
<b>V1.1.24</b>		

---

**Signal Processing Unit (SPU)****Table 219 Revision History**

Reference	Change to Previous Version	Comment
All	Text Insets updated as part of document generation flow. All tables updated. No functional changes.	
<b>V1.1.25</b>		
All	Text Insets updated as part of document generation flow. All tables updated. No functional changes.	

## SPU Lockstep Module (SPULCKSTP)

## 20 SPU Lockstep Module (SPULCKSTP)

This describes the TC35x specific customisations of the lockstep module for the SPU.

### 20.1 TC35x Specific IP Configuration

There is no device specific customisation

### 20.2 TC35x Specific Register Set

**Table 220 Register Address Space - SPULCKSTP**

Module	Base Address	End Address	Note
SPULCKSTP	FA700000 <sub>H</sub>	FA7000FF <sub>H</sub>	SPU LOCKSTEP SFR Registers

**Table 221 Register Overview - SPULCKSTP (ascending Offset Address)**

Short Name	Long Name	Offset Address	Page Number
SPULCKSTP_CLC	Clock Control	000 <sub>H</sub>	See Family Spec
SPULCKSTP_MODID	Module Identification Register	004 <sub>H</sub>	See Family Spec
SPULCKSTP_CTRL	SPU Lockstep Control	010 <sub>H</sub>	See Family Spec
SPULCKSTP_ERROR	Error Monitoring Register	018 <sub>H</sub>	See Family Spec
SPULCKSTP_ERRCLR	Error Clear	01C <sub>H</sub>	See Family Spec
SPULCKSTP_TEST	Alarm Test Register	020 <sub>H</sub>	See Family Spec
SPULCKSTP_SPUCTRL	SPU Control	024 <sub>H</sub>	See Family Spec
SPULCKSTP_ACCEN0	Access Enable Register 0	0E4 <sub>H</sub>	See Family Spec
SPULCKSTP_ACCEN1	Access Enable Register 1	0E8 <sub>H</sub>	See Family Spec

---

**SPU Lockstep Module (SPULCKSTP)****20.3 TC35x Specific Registers**

There are no registers specific to the TC35x

**20.4 Connectivity**

Empty section

**20.5 Revision History****Table 222 Revision History**

Reference	Change to Previous Version	Comment
<b>V1.2.5</b>		
All	No changes to previous version.	

## Extended Memory (EMEM)

## 21 Extended Memory (EMEM)

This is the TC35x specific information related to the EMEM module of the AURIXTC3XX product family.

### 21.1 TC35x Specific IP Configuration

The TC35x EMEM contains 2 Mbyte of extension memory in two instances of the EMEM module.

### 21.2 TC35x Specific Register Set

**Table 223 Register Address Space - EMEM**

Module	Base Address	End Address	Note
EMEM	FA006000 <sub>H</sub>	FA0060FF <sub>H</sub>	BPI SFF (access to EMEM core registers)

**Table 224 Register Address Space - EMEM\_MPU**

Module	Base Address	End Address	Note
EMEMMPU0	FB000000 <sub>H</sub>	FB00FFFF <sub>H</sub>	SRI slave interface 0 (access to EMEM module registers)
EMEMMPU1	FB010000 <sub>H</sub>	FB01FFFF <sub>H</sub>	SRI slave interface 1 (access to EMEM module registers)

**Table 225 Register Address Space - EMEM\_RAM**

Module	Base Address	End Address	Note
(EMEMRAM0)	99000000 <sub>H</sub>	990FFFFF <sub>H</sub>	BBB slave interface 0 (access to EMEM module RAM, cached segment)
	99000000 <sub>H</sub>	990FFFFF <sub>H</sub>	SRI slave interface 0 (access to EMEM module RAM, cached segment)
	B9000000 <sub>H</sub>	B90FFFFF <sub>H</sub>	BBB slave interface 0 (access to EMEM module RAM, non-cached segment)
	B9000000 <sub>H</sub>	B90FFFFF <sub>H</sub>	SRI slave interface 0 (access to EMEM module RAM, non-cached segment)
(EMEMRAM1)	99100000 <sub>H</sub>	991FFFFF <sub>H</sub>	BBB slave interface 1 (access to EMEM module RAM, cached segment)
	99100000 <sub>H</sub>	991FFFFF <sub>H</sub>	SRI slave interface 1 (access to EMEM module RAM, cached segment)
	B9100000 <sub>H</sub>	B91FFFFF <sub>H</sub>	BBB slave interface 1 (access to EMEM module RAM, non-cached segment)
	B9100000 <sub>H</sub>	B91FFFFF <sub>H</sub>	SRI slave interface 1 (access to EMEM module RAM, non-cached segment)

**Table 226 Register Address Space - XTM**

Module	Base Address	End Address	Note
(XTM)	B9400000 <sub>H</sub>	B947FFFF <sub>H</sub>	XTM FPI slave interface

## Extended Memory (EMEM)

**Table 227 Register Overview - EMEM (ascending Offset Address)**

Short Name	Description	Offset Address	Access Mode		Page Number
			Read	Write	
EMEM_CLC	EMEM Core Clock Control Register	0000 <sub>H</sub>	U,SV	SV,E,P	See Family Spec
EMEM_ID	EMEM Core Module Identification Register	0008 <sub>H</sub>	U,SV	BE	See Family Spec
EMEM_TILECON FIG	EMEM Core Tile Configuration Register	0020 <sub>H</sub>	U,SV	U,SV,P	See Family Spec
EMEM_TILECC	EMEM Core Tile Control Common Memory Register	0024 <sub>H</sub>	U,SV	U,SV,P	See Family Spec
EMEM_TILECT	EMEM Core Tile Control Trace Memory Register	0028 <sub>H</sub>	U,SV	U,SV,P	See Family Spec
EMEM_TILESTATE	EMEM Core Tile Status Register	002C <sub>H</sub>	U,SV	BE	See Family Spec
EMEM_SBRCTR	EMEM Core Standby RAM Control Register	0034 <sub>H</sub>	U,SV	U,SV,P	See Family Spec
EMEM_ACCEN1	EMEM Core Access Enable Register 1	00F8 <sub>H</sub>	U,SV	BE	See Family Spec
EMEM_ACCEN0	EMEM Core Access Enable Register 0	00FC <sub>H</sub>	U,SV	SV,SE	See Family Spec

**Table 228 Register Overview - EMEMMPU0 (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
EMEMMPU0_CLC	EMEM Module Clock Control Register	00000 <sub>H</sub>	SV	SV,E,P	Application Reset	See Family Spec
EMEMMPU0_MO DID	EMEM Module ID Register	00008 <sub>H</sub>	SV	R	Application Reset	See Family Spec
EMEMMPU0_ACC EN0	EMEM Module Access Enable Register 0	00010 <sub>H</sub>	SV	SV,SE	Application Reset	See Family Spec



## Extended Memory (EMEM)

Table 228 Register Overview - EMEMMPU0 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
EMEMMPU0_ACC EN1	EMEM Module Access Enable Register 1	00014 <sub>H</sub>	SV	SV,SE	Application Reset	See Family Spec
EMEMMPU0_ME MCON	EMEM Module Memory Control Register	00020 <sub>H</sub>	SV	SV,E,P	Application Reset	See Family Spec
EMEMMPU0_SCT RL	EMEM Module Safety Control Register	00024 <sub>H</sub>	SV	SV,SE,P	Application Reset	See Family Spec
EMEMMPU0_RGN LAi (i=0-7)	EMEM Module Region i Lower Address Register	00050 <sub>H</sub> +i *10 <sub>H</sub>	SV	SV,SE,P	Application Reset	See Family Spec
EMEMMPU0_RGN UAi (i=0-7)	EMEM Module Region i Upper Address Register	00054 <sub>H</sub> +i *10 <sub>H</sub>	SV	SV,SE,P	Application Reset	See Family Spec
EMEMMPU0_RGN ACCENWai (i=0-7)	EMEM Module Region i Write Access Enable Register 0	00058 <sub>H</sub> +i *10 <sub>H</sub>	SV	SV,SE,P	Application Reset	See Family Spec
EMEMMPU0_RGN ACCENWBi (i=0-7)	EMEM Module Region i Write Access Enable Register 1	0005C <sub>H</sub> +i *10 <sub>H</sub>	SV	SV,SE,P	Application Reset	See Family Spec
EMEMMPU0_RGN ACCENRAi (i=0-7)	EMEM Module Region i Read Access Enable Register 0	000D8 <sub>H</sub> +i *10 <sub>H</sub>	SV	SV,SE,P	Application Reset	See Family Spec
EMEMMPU0_RGN ACCENRBi (i=0-7)	EMEM Module Region i Read Access Enable Register 1	000DC <sub>H</sub> +i *10 <sub>H</sub>	SV	SV,SE,P	Application Reset	See Family Spec

Table 229 Register Overview - EMEMMPU1 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
EMEMMPU1_CLC	EMEM Module Clock Control Register	00000 <sub>H</sub>	SV	SV,E,P	Application Reset	See Family Spec
EMEMMPU1_MO DID	EMEM Module ID Register	00008 <sub>H</sub>	SV	R	Application Reset	See Family Spec
EMEMMPU1_ACC EN0	EMEM Module Access Enable Register 0	00010 <sub>H</sub>	SV	SV,SE	Application Reset	See Family Spec

## Extended Memory (EMEM)

**Table 229 Register Overview - EMEMMPU1 (ascending Offset Address) (cont'd)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
EMEMMPU1_ACC EN1	EMEM Module Access Enable Register 1	00014 <sub>H</sub>	SV	SV,SE	Application Reset	See Family Spec
EMEMMPU1_ME MCON	EMEM Module Memory Control Register	00020 <sub>H</sub>	SV	SV,E,P	Application Reset	See Family Spec
EMEMMPU1_SCT RL	EMEM Module Safety Control Register	00024 <sub>H</sub>	SV	SV,SE,P	Application Reset	See Family Spec
EMEMMPU1_RGN LAi (i=0-7)	EMEM Module Region i Lower Address Register	00050 <sub>H</sub> +i *10 <sub>H</sub>	SV	SV,SE,P	Application Reset	See Family Spec
EMEMMPU1_RGN UAi (i=0-7)	EMEM Module Region i Upper Address Register	00054 <sub>H</sub> +i *10 <sub>H</sub>	SV	SV,SE,P	Application Reset	See Family Spec
EMEMMPU1_RGN ACCENWai (i=0-7)	EMEM Module Region i Write Access Enable Register 0	00058 <sub>H</sub> +i *10 <sub>H</sub>	SV	SV,SE,P	Application Reset	See Family Spec
EMEMMPU1_RGN ACCENWBi (i=0-7)	EMEM Module Region i Write Access Enable Register 1	0005C <sub>H</sub> +i *10 <sub>H</sub>	SV	SV,SE,P	Application Reset	See Family Spec
EMEMMPU1_RGN ACCENRAi (i=0-7)	EMEM Module Region i Read Access Enable Register 0	000D8 <sub>H</sub> +i *10 <sub>H</sub>	SV	SV,SE,P	Application Reset	See Family Spec
EMEMMPU1_RGN ACCENRBi (i=0-7)	EMEM Module Region i Read Access Enable Register 1	000DC <sub>H</sub> +i *10 <sub>H</sub>	SV	SV,SE,P	Application Reset	See Family Spec

### 21.3 TC35x Specific Registers

There are no TC35x specific registers in the EMEM.

### 21.4 Connectivity

Nothing included at this release

---

**Extended Memory (EMEM)****21.5 Revision History****Table 230 Revision History**

Reference	Change to Previous Version	Comment
<b>V1.3.12</b>		
	Updated to align with EMEM_AURIXTC3XX V1.3.12 specification chapter.	
<b>V1.3.13</b>		
	No changes.	
<b>V1.3.14</b>		
<b>Page 1</b>	Correction of configuration size in chapter 1.1	
<b>V1.4.1</b>		
<b>Page 2</b>	Add extra registers TILESTATE1 and TILECONFIG1 to support increased memory size.	
<b>V1.4.2</b>		
–	No functional changes.	
<b>V1.4.3</b>		
–	No functional changes.	
<b>V1.4.4</b>		
–	No functional changes.	

## Radar Interface (RIF)

## 22 Radar Interface (RIF)

This chapter describes the Radar Interface (RIF) module of the TC35x.

### 22.1 TC35x Specific IP Configuration

See features in the family spec.

**Table 231 TC35x specific configuration of RIF**

Parameter	RIF0	RIF1
<b>Software Triggered Reset of the Module Kernel</b> This reset does not affect the bus interfaces and therefore cannot cause a protocol violation. Other outputs are synchronously forced to the idle state	Kernel Reset (software controlled by KRST0-1 registers)	Kernel Reset (software controlled by KRST0-1 registers)

### 22.2 TC35x Specific Register Set

#### 22.2.1 Address Map

**Table 232 Register Address Space - RIF**

Module	Base Address	End Address	Note
RIF0	FA040000 <sub>H</sub>	FA0401FF <sub>H</sub>	FPI slave interface
RIF1	FA040200 <sub>H</sub>	FA0403FF <sub>H</sub>	FPI slave interface

*Note:* The absolute register address is calculated as follows: Module Base Address + Offset Address

A register is addressed word wise.

### 22.3 TC35x Specific Registers

No deviations from the Family Spec

### 22.4 Connectivity

**Table 233 Connections of RIF0**

Interface Signals	connects		Description
RIF0:RAMP1B	from	P02.6:IN	External RAMP B input
RIF0:safety_alarm	to	SMU:rif0_safety_alarm	RIF Alarm
RIF0:ERR	to	INT:rif0.ERR	Radar Interface Service Request
RIF0:INT		INT:rif0.INT	

## Radar Interface (RIF)

**Table 234 Connections of RIF0**

Interface Signals	connects		Description
RIF0:CLKN	from	TC35x:P50.4	LVDS RX Input (inverted Serial Clock)
RIF0:CLKP	from	TC35x:P50.5	LVDS RX Input (Serial Clock)
RIF0:D1N	from	TC35x:P50.0	LVDS RX Input (inverted Data Bits of Channel #0)
RIF0:D2N	from	TC35x:P50.2	LVDS RX Input (inverted Data Bits of Channel #1)
RIF0:D3N	from	TC35x:P50.8	LVDS RX Input (inverted Data Bits of Channel #2)
RIF0:D4N	from	TC35x:P50.10	LVDS RX Input (inverted Data Bits of Channel #3)
RIF0:D1P	from	TC35x:P50.1	LVDS RX Input (Data Bits of Channel #0)
RIF0:D2P	from	TC35x:P50.3	LVDS RX Input (Data Bits of Channel #1)
RIF0:D3P	from	TC35x:P50.9	LVDS RX Input (Data Bits of Channel #2)
RIF0:D4P	from	TC35x:P50.11	LVDS RX Input (Data Bits of Channel #3)
RIF0:FRN	from	TC35x:P50.6	LVDS RX Input (inverted FrameClock)
RIF0:FRP	from	TC35x:P50.7	LVDS RX Input (FrameClock)

**Table 235 Connections of RIF1**

Interface Signals	connects		Description
RIF1:RAMP1B	from	P10.8:IN	External RAMP B input
RIF1:safety_alarm	to	SMU:rif1_safety_alarm	RIF Alarm
RIF1:ERR	to	INT:rif1.ERR	Radar Interface Service Request
RIF1:INT		INT:rif1.INT	

**Table 236 Connections of RIF1**

Interface Signals	connects		Description
RIF1:CLKN	from	TC35x:P51.4	LVDS RX Input (inverted Serial Clock)
RIF1:CLKP	from	TC35x:P51.5	LVDS RX Input (Serial Clock)
RIF1:D1N	from	TC35x:P51.0	LVDS RX Input (inverted Data Bits of Channel #0)
RIF1:D2N	from	TC35x:P51.2	LVDS RX Input (inverted Data Bits of Channel #1)
RIF1:D3N	from	TC35x:P51.8	LVDS RX Input (inverted Data Bits of Channel #2)
RIF1:D4N	from	TC35x:P51.10	LVDS RX Input (inverted Data Bits of Channel #3)
RIF1:D1P	from	TC35x:P51.1	LVDS RX Input (Data Bits of Channel #0)
RIF1:D2P	from	TC35x:P51.3	LVDS RX Input (Data Bits of Channel #1)
RIF1:D3P	from	TC35x:P51.9	LVDS RX Input (Data Bits of Channel #2)

## Radar Interface (RIF)

**Table 236 Connections of RIF1 (cont'd)**

Interface Signals	connects		Description
RIF1:D4P	from	TC35x:P51.11	LVDS RX Input (Data Bits of Channel #3)
RIF1:FRN	from	TC35x:P51.6	LVDS RX Input (inverted FrameClock)
RIF1:FRP	from	TC35x:P51.7	LVDS RX Input (FrameClock)

## 22.5 Revision History

**Table 237 Revision History**

Reference	Change to Previous Version	Comment
<b>V1.0.36</b>		
All	Register and Connectivity Tables updated	
<b>V1.0.37</b>		
–	No functional changes.	–
<b>V1.0.38</b>		
–	No functional changes.	–
<b>V1.0.39</b>		
–	Device specific registers, (RIF0_FLM, RIF1_FLM, RIF0_INTCON, RIF1_INTCON, RIF0_FLAGSSET, RIF1_FLAGSSET) are moved from the family spec to the appendix. No functional changes.	–
<b>V1.0.40</b>		
–	For registers from ESI to REGCRC, Kernel reset values are added for clarification. Device specific registers, RIF0_FLAGSCSCL and RIF1_FLAGSCSCL are moved from the family spec to the appendix.	
–	Device specific registers (RIF0_DBGDL0, RIF1_DBGDL0, RIF0_DBGDL1, RIF1_DBGDL1) are moved from the family spec to the appendix.	
–	Device specific registers, RIF0_ESI and RIF1_ESI are moved from the family spec to the appendix.	
–	No functional changes.	–
<b>V1.0.41</b>		
–	No functional changes.	–
<b>V1.0.42</b>		
–	No functional changes.	–
<b>V1.0.43</b>		
–	References to TC3Ax are removed	

## High Speed Pulse Density Modulation Module (HSPDM)

## 23 High Speed Pulse Density Modulation Module (HSPDM)

Text with reference to family spec.

### 23.1 TC35x Specific IP Configuration

See features in the family spec.

**Table 238 TC35x specific configuration of HSPDM**

Parameter	HSPDM
HSPDM ram	F0280000 <sub>H</sub>
HSPDM ram size	2000 <sub>H</sub>
HSPDM BPI registers	F0282000 <sub>H</sub>
HSPDM BPI registers size	100 <sub>H</sub>
SRAM size in byte	8192

### 23.2 TC35x Specific Register Set

There are no specific register set.

#### 23.2.1 Address Map

**Table 239 Register Address Space - HSPDM**

Module	Base Address	End Address	Note
(HSPDM)	F0280000 <sub>H</sub>	F0281FFF <sub>H</sub>	FPI slave interface for SRAM access
HSPDM	F0282000 <sub>H</sub>	F02820FF <sub>H</sub>	FPI slave interface for BPI registers access

*Note:* The absolute register address is calculated as follows: Module Base Address + Offset Address

A register is addressed word wise.

HSPDM RAM takes 8KBytes address space starting from 0xF028 0000 to 0xF028 1FFF.

### 23.3 TC35x Specific Registers

There are no device specific registers for HSPDM in TC35x.

### 23.4 Connectivity

There will be connections to the VADC.

#### 23.4.1 Connections Regarding Hardware Run Feature

HSPDM module can be started by a CAN message. The reception (or transmission) of CAN message can trigger an interrupt. The interrupt signal can be delayed by a CCU6 timer module for a programmable time interval. The delayed interrupt signal can be used for starting the HSPDM module.

High Speed Pulse Density Modulation Module (HSPDM)




Figure 6 Hardware Run Connections

23.4.2 Pinning and Layout

The output signals of the HSPDM module are connected to the following pads:

- P22.3 - MUTE
- P22.4 - BS0
- P22.5 - BS1

23.5 Revision History

Table 240 Revision History

Reference	Change to Previous Version	Comment
V0.7.8		
	No change in appendix	
V0.7.9		
Page 2	Typo “History” fixed.	



## **24 Camera and ADC Interface (CIF)**

This device doesn't contain a CIF module.

## System Timer (STM)

## 25 System Timer (STM)

This chapter describes the device specific details in TC35x.

### 25.1 TC35x Specific IP Configuration

See features in family spec

### 25.2 TC35x Specific Register Set

#### Register Address Space Table

The address space for the module registers is defined below

**Table 241 Register Address Space - STM**

Module	Base Address	End Address	Note
STM0	F0001000 <sub>H</sub>	F00010FF <sub>H</sub>	FPI slave interface
STM1	F0001100 <sub>H</sub>	F00011FF <sub>H</sub>	FPI slave interface
STM2	F0001200 <sub>H</sub>	F00012FF <sub>H</sub>	FPI slave interface

#### Register Overview Table

There are no product specific register for this module.

### 25.3 TC35x Specific Registers

There are no product specific register for this module.

### 25.4 Connectivity

The tables below list all the connections of STM instances.

**Table 242 Connections of STM0**

Interface Signals	connects		Description
STM0:SR0_INT	to	CAN0:STM0.SR0_INT	System Timer Service Request 0
		CAN1:STM0.SR0_INT	
		INT:stm0.SR0_INT	
STM0:SR1_INT	to	CAN0:STM0.SR1_INT	System Timer Service Request 1
		CAN1:STM0.SR1_INT	
		INT:stm0.SR1_INT	

**Table 243 Connections of STM1**

Interface Signals	connects		Description
STM1:SR0_INT	to	CAN0:STM1.SR0_INT	System Timer Service Request 0
		CAN1:STM1.SR0_INT	
		INT:stm1.SR0_INT	

## System Timer (STM)

**Table 243 Connections of STM1** (cont'd)

Interface Signals	connects		Description
STM1:SR1_INT	to	CAN0:STM1.SR1_INT	System Timer Service Request 1
		CAN1:STM1.SR1_INT	
		INT:stm1.SR1_INT	

**Table 244 Connections of STM2**

Interface Signals	connects		Description
STM2:SR0_INT	to	CAN0:STM2.SR0_INT	System Timer Service Request 0
		CAN1:STM2.SR0_INT	
		INT:stm2.SR0_INT	
STM2:SR1_INT	to	CAN0:STM2.SR1_INT	System Timer Service Request 1
		CAN1:STM2.SR1_INT	
		INT:stm2.SR1_INT	

## 25.5 Revision History

**Table 245 Revision History**

Reference	Change to Previous Version	Comment
<b>V9.2.3</b>		
<a href="#">Page 1</a>	Connection tables updated.	
<b>V9.2.4</b>		
–	No changes.	

## **26        Generic Timer Module (GTM)**

This device doesn't contain a GTM.

## Capture/Compare Unit 6 (CCU6)

## 27 Capture/Compare Unit 6 (CCU6)

This chapter describes the specific properties of the product TC35x, which is a member of the product family TC3XX.

The functionality of the CCU6 is described in the TC3XX family documentation. The complete product description consists of the family documentation and this product-specific appendix.

### 27.1 TC35x Specific Register Set

**Table 246 Register Address Space - CCU6**

Module	Base Address	End Address	Note
CCU60	F0002A00 <sub>H</sub>	F0002AFF <sub>H</sub>	FPI slave interface
CCU61	F0002B00 <sub>H</sub>	F0002BFF <sub>H</sub>	FPI slave interface

*Note:* Register MOSEL controls the trigger signals from both CCU6 kernels (CCU60 and CCU61) of the CCU6 module, and is only available in the address space of kernel CCU60.

### Register Overview Tables of CCU6

**Table 247 Register Overview - CCU60 (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
CCU60_CLC	Clock Control Register	0000 <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
CCU60_MCFG	Module Configuration Register	0004 <sub>H</sub>	U,SV	U,SV,P	See Family Spec	See Family Spec
CCU60_ID	Module Identification Register	0008 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
CCU60_MOSEL	CCU60 Module Output Select Register	000C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_PISEL0	Port Input Select Register 0	0010 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_PISEL2	Port Input Select Register 2	0014 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_KSCSR	Kernel State Control Sensitivity Register	001C <sub>H</sub>	U,SV	U,SV,P,OEN	See Family Spec	See Family Spec
CCU60_T12	Timer T12 Counter Register	0020 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec

## Capture/Compare Unit 6 (CCU6)

Table 247 Register Overview - CCU60 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
CCU60_T12PR	Timer 12 Period Register	0024 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_T12DTC	Dead-Time Control Register for Timer12	0028 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_CC6xR (x=0-2)	Capture/Compare Register for Channel CC6x	0030 <sub>H</sub> +x *4	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_CC6xSR (x=0-2)	Capture/Compare Shadow Reg. for Channel CC6x	0040 <sub>H</sub> +x *4	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_T13	Timer T13 Counter Register	0050 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_T13PR	Timer 13 Period Register	0054 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_CC63R	Compare Register for T13	0058 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_CC63SR	Compare Shadow Register for T13	005C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_CMPSTAT	Compare State Register	0060 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_CMPMOD IF	Compare State Modification Register	0064 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_T12MSEL	T12 Mode Select Register	0068 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_TCTR0	Timer Control Register 0	0070 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_TCTR2	Timer Control Register 2	0074 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_TCTR4	Timer Control Register 4	0078 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec

## Capture/Compare Unit 6 (CCU6)

Table 247 Register Overview - CCU60 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
CCU60_MODCTR	Modulation Control Register	0080 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_TRPCTR	Trap Control Register	0084 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_PSLR	Passive State Level Register	0088 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_MCMOUT S	Multi-Channel Mode Output Shadow Register	008C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_MCMOUT	Multi-Channel Mode Output Register	0090 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_MCMCTR	Multi-Channel Mode Control Register	0094 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_IMON	Input Monitoring Register	0098 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_LI	Lost Indicator Register	009C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_IS	Interrupt Status Register	00A0 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_ISS	Interrupt Status Set Register	00A4 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_ISR	Interrupt Status Reset Register	00A8 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_INP	Interrupt Node Pointer Register	00AC <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_IEN	Interrupt Enable Register	00B0 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU60_OCS	OCDS Control and Status Register	00E8 <sub>H</sub>	U,SV	SV,P,OEN	See Family Spec	See Family Spec

## Capture/Compare Unit 6 (CCU6)

Table 247 Register Overview - CCU60 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
CCU60_KRSTCLR	Kernel Reset Status Clear Register	00EC <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
CCU60_KRST1	Kernel Reset Register 1	00F0 <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
CCU60_KRST0	Kernel Reset Register 0	00F4 <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
CCU60_ACCEN0	Access Enable Register 0	00FC <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec

Table 248 Register Overview - CCU61 (ascending Offset Address)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
CCU61_CLC	Clock Control Register	0000 <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
CCU61_MCFG	Module Configuration Register	0004 <sub>H</sub>	U,SV	U,SV,P	See Family Spec	See Family Spec
CCU61_ID	Module Identification Register	0008 <sub>H</sub>	U,SV	BE	See Family Spec	See Family Spec
CCU61_PISEL0	Port Input Select Register 0	0010 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_PISEL2	Port Input Select Register 2	0014 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_KSCSR	Kernel State Control Sensitivity Register	001C <sub>H</sub>	U,SV	U,SV,P,OEN	See Family Spec	See Family Spec
CCU61_T12	Timer T12 Counter Register	0020 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_T12PR	Timer 12 Period Register	0024 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec



## Capture/Compare Unit 6 (CCU6)

Table 248 Register Overview - CCU61 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
CCU61_T12DTC	Dead-Time Control Register for Timer12	0028 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_CC6xR (x=0-2)	Capture/Compare Register for Channel CC6x	0030 <sub>H</sub> +x *4	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_CC6xSR (x=0-2)	Capture/Compare Shadow Reg. for Channel CC6x	0040 <sub>H</sub> +x *4	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_T13	Timer T13 Counter Register	0050 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_T13PR	Timer 13 Period Register	0054 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_CC63R	Compare Register for T13	0058 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_CC63SR	Compare Shadow Register for T13	005C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_CMPSTAT	Compare State Register	0060 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_CMPMOD IF	Compare State Modification Register	0064 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_T12MSEL	T12 Mode Select Register	0068 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_TCTR0	Timer Control Register 0	0070 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_TCTR2	Timer Control Register 2	0074 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_TCTR4	Timer Control Register 4	0078 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_MODCTR	Modulation Control Register	0080 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec

## Capture/Compare Unit 6 (CCU6)

Table 248 Register Overview - CCU61 (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
CCU61_TRPCTR	Trap Control Register	0084 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_PSLR	Passive State Level Register	0088 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_MCMOUTS	Multi-Channel Mode Output Shadow Register	008C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_MCMOUT	Multi-Channel Mode Output Register	0090 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_MCMCTR	Multi-Channel Mode Control Register	0094 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_IMON	Input Monitoring Register	0098 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_LI	Lost Indicator Register	009C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_IS	Interrupt Status Register	00A0 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_ISS	Interrupt Status Set Register	00A4 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_ISR	Interrupt Status Reset Register	00A8 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_INP	Interrupt Node Pointer Register	00AC <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_IEN	Interrupt Enable Register	00B0 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
CCU61_OCS	OCDS Control and Status Register	00E8 <sub>H</sub>	U,SV	SV,P,OEN	See Family Spec	See Family Spec
CCU61_KRSTCLR	Kernel Reset Status Clear Register	00EC <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec

## Capture/Compare Unit 6 (CCU6)

**Table 248 Register Overview - CCU61 (ascending Offset Address) (cont'd)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
CCU61_KRST1	Kernel Reset Register 1	00F0 <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
CCU61_KRST0	Kernel Reset Register 0	00F4 <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
CCU61_ACCEN0	Access Enable Register 0	00FC <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec

## 27.2 TC35x Specific Registers

No deviations from the Family Spec

## 27.3 Connectivity

**Table 249 Connections of CCU60**

Interface Signals	connects		Description
CCU60:CC60	to	IOM:MON1(2)	T12 PWM channel 60
		IOM:REF1(6)	
		P02.0:ALT(7)	
		P02.6:ALT(7)	
		P11.12:ALT(7)	
		P15.6:ALT(7)	
		P34.2:ALT(7)	
CCU60:CC61	to	IOM:MON1(1)	T12 PWM channel 61
		IOM:REF1(5)	
		P02.2:ALT(7)	
		P02.7:ALT(7)	
		P11.11:ALT(7)	
		P15.5:ALT(7)	
CCU60:CC62	to	IOM:MON1(0)	T12 PWM channel 62
		IOM:REF1(4)	
		P02.4:ALT(7)	
		P02.8:ALT(7)	
		P11.10:ALT(7)	
		P15.4:ALT(7)	
CCU60:CC60INA	from	P02.0:IN	T12 capture input 60
CCU60:CC61INA	from	P02.2:IN	T12 capture input 61
CCU60:CC62INA	from	P02.4:IN	T12 capture input 62

## Capture/Compare Unit 6 (CCU6)

Table 249 Connections of CCU60 (cont'd)

Interface Signals	connects		Description
CCU60:CC60INB	from	P00.1:IN	T12 capture input 60
CCU60:CC61INB	from	P00.3:IN	T12 capture input 61
CCU60:CC62INB	from	P00.5:IN	T12 capture input 62
CCU60:CC60INC	from	P02.6:IN	T12 capture input 60
CCU60:CC61INC	from	P02.7:IN	T12 capture input 61
CCU60:CC62INC	from	P02.8:IN	T12 capture input 62
CCU60:CC60IND	from	PMS:pms_wut_underflow	T12 capture input 60
CCU60:CC62IND	from	SCU:E_PDOUT(4)	T12 capture input 62
CCU60:CCPOS0A	from	P02.6:IN	Hall capture input 0
CCU60:CCPOS1A	from	P02.7:IN	Hall capture input 1
CCU60:CCPOS2A	from	P02.8:IN	Hall capture input 2
CCU60:CCPOS0B	from	CCU61:SR(2)	Hall capture input 0
CCU60:CCPOS0C	from	P10.4:IN	Hall capture input 0
CCU60:CCPOS1C	from	P10.7:IN	Hall capture input 1
CCU60:CCPOS2C	from	P10.8:IN	Hall capture input 2
CCU60:COUT60	to	SCU:E_REQ0(1)	T12 PWM channel 60
		IOM:MON1(3)	
		IOM:REF1(3)	
		P02.1:ALT(7)	
		P11.9:ALT(7)	
		P15.7:ALT(7)	
		P34.3:ALT(7)	
CCU60:COUT61	to	IOM:MON1(4)	T12 PWM channel 61
		IOM:REF1(2)	
		P02.3:ALT(7)	
		P11.6:ALT(7)	
		P15.8:ALT(7)	
CCU60:COUT62	to	IOM:MON1(5)	T12 PWM channel 62
		IOM:REF1(1)	
		P02.5:ALT(7)	
		P11.3:ALT(7)	
		P14.0:ALT(7)	

## Capture/Compare Unit 6 (CCU6)

Table 249 Connections of CCU60 (cont'd)

Interface Signals	connects		Description
CCU60:COUT63	to	IOM:MON1(6)	T13 PWM channel 63
		IOM:REF1(0)	
		P00.0:ALT(7)	
		P11.2:ALT(7)	
		P14.1:ALT(7)	
		P32.4:ALT(7)	
		P34.1:ALT(7)	
		PMS:dcdc_sync_ccu6	
CCU60:CTRAPA	from	P00.11:IN	Trap input capture
CCU60:CTRAPB	from	CCU60:WHE_N	Trap input capture
CCU60:CTRAPD	from	SCU:E_PDOUT(0)	Trap input capture
CCU60:SR(0)	to	HSM:EXT_INT(10)	Service request
CCU60:SR(1)	to	CCU60:T13HRH	Service request
CCU60:SR(2)	to	CCU61:CCPOS0B	Service request
		CCU61:T12HRG	
		CCU61:T13HRG	
CCU60:SR(3)	to	EVADC:G0REQTRA	Service request
		EVADC:G1REQTRA	
CCU60:T12HRA	from	SCU:scu_cctrig0	External timer start 12
CCU60:T13HRA	from	SCU:scu_cctrig0	External timer start 13
CCU60:T12HRB	from	P00.7:IN	External timer start 12
CCU60:T13HRB	from	P00.8:IN	External timer start 13
CCU60:T12HRC	from	P00.9:IN	External timer start 12
CCU60:T13HRC	from	P00.9:IN	External timer start 13
CCU60:T12HRE	from	P00.0:IN	External timer start 12
CCU60:T12HRF	from	GPT120:T6OFL	External timer start 12
CCU60:T13HRF	from	GPT120:T6OFL	External timer start 13
CCU60:T12HRG	from	CCU61:SR(2)	External timer start 12
CCU60:T13HRG	from	CCU61:SR(2)	External timer start 13
CCU60:T12HRH	from	SCU:E_PDOUT(0)	External timer start 12
CCU60:T13HRH	from	CCU60:SR(1)	External timer start 13
CCU60:TRIG(0)	to	EVADC:G0REQGTC	Output select trigger
		EVADC:G1REQGTC	
CCU60:TRIG(1)	to	EVADC:G0REQGTD	Output select trigger
		EVADC:G1REQGTD	
CCU60:TRIG(2)	to	EVADC:G0REQGTE	Output select trigger
		EVADC:G1REQGTE	
CCU60:WHE_N	to	CCU60:CTRAPB	Set wrong hall event negative

## Capture/Compare Unit 6 (CCU6)

**Table 250 Connections of CCU61**

Interface Signals	connects		Description
CCU61:CC60	to	IOM:MON1(8)	T12 PWM channel 60
		IOM:REF1(13)	
		P00.1:ALT(7)	
		P00.7:ALT(7)	
		P20.8:ALT(7)	
		P33.13:ALT(7)	
CCU61:CC61	to	IOM:MON1(9)	T12 PWM channel 61
		IOM:REF1(12)	
		P00.3:ALT(7)	
		P00.8:ALT(7)	
		P20.9:ALT(7)	
		P33.11:ALT(7)	
CCU61:CC62	to	IOM:MON1(10)	T12 PWM channel 62
		IOM:REF1(11)	
		P00.5:ALT(7)	
		P00.9:ALT(7)	
		P20.10:ALT(7)	
		P33.9:ALT(7)	
CCU61:CC60INA	from	P00.1:IN	T12 capture input 60
CCU61:CC61INA	from	P00.3:IN	T12 capture input 61
CCU61:CC62INA	from	P00.5:IN	T12 capture input 62
CCU61:CC60INB	from	P02.0:IN	T12 capture input 60
CCU61:CC61INB	from	P02.2:IN	T12 capture input 61
CCU61:CC62INB	from	P02.4:IN	T12 capture input 62
CCU61:CC60INC	from	P00.7:IN	T12 capture input 60
CCU61:CC61INC	from	P00.8:IN	T12 capture input 61
CCU61:CC62INC	from	P00.9:IN	T12 capture input 62
CCU61:CC60IND	from	PMS:pms_wut_underflow	T12 capture input 60
CCU61:CC61IND	from	CAN0:INT(12)	T12 capture input 61
CCU61:CC62IND	from	SCU:E_PDOOUT(5)	T12 capture input 62
CCU61:CCPOS0A	from	P00.7:IN	Hall capture input 0
CCU61:CCPOS1A	from	P00.8:IN	Hall capture input 1
CCU61:CCPOS2A	from	P00.9:IN	Hall capture input 2
CCU61:CCPOS0B	from	CCU60:SR(2)	Hall capture input 0
CCU61:CCPOS0C	from	P33.7:IN	Hall capture input 0
CCU61:CCPOS1C	from	P33.6:IN	Hall capture input 1

## Capture/Compare Unit 6 (CCU6)

**Table 250 Connections of CCU61 (cont'd)**

Interface Signals	connects		Description
CCU61:CCPOS2C	from	P33.5:IN	Hall capture input 2
CCU61:COUT60	to	SCU:E_REQ1(1)	T12 PWM channel 60
		IOM:MON1(11)	
		IOM:REF1(10)	
		P00.2:ALT(7)	
		P20.11:ALT(7)	
		P33.12:ALT(7)	
CCU61:COUT61	to	IOM:MON1(12)	T12 PWM channel 61
		IOM:REF1(9)	
		P00.4:ALT(7)	
		P20.12:ALT(7)	
		P33.10:ALT(7)	
CCU61:COUT62	to	IOM:MON1(13)	T12 PWM channel 62
		IOM:REF1(8)	
		P00.6:ALT(7)	
		P20.13:ALT(7)	
		P33.8:ALT(7)	
CCU61:COUT63	to	HSPDM:HWRUN(0)	T13 PWM channel 63
		IOM:MON1(7)	
		IOM:REF1(7)	
		P00.10:ALT(7)	
		P00.12:ALT(7)	
		P20.7:ALT(7)	
CCU61:CTRAPA	from	P00.0:IN	Trap input capture
CCU61:CTRAPB	from	CCU61:WHE_N	Trap input capture
CCU61:CTRAPC	from	P33.4:IN	Trap input capture
CCU61:CTRAPD	from	SCU:E_PDOUT(1)	Trap input capture
CCU61:SR(0)	to	HSM:EXT_INT(11)	Service request
CCU61:SR(1)	to	CCU61:T13HRH	Service request
CCU61:SR(2)	to	CCU60:CCPOS0B	Service request
		CCU60:T12HRG	
		CCU60:T13HRG	
CCU61:SR(3)	to	EVADC:G1REQTRB	Service request
		EVADC:G0REQTRB	
CCU61:T12HRA	from	SCU:scu_cctrig0	External timer start 12
CCU61:T13HRA	from	SCU:scu_cctrig0	External timer start 13
CCU61:T12HRB	from	P02.6:IN	External timer start 12
CCU61:T13HRB	from	P02.7:IN	External timer start 13

## Capture/Compare Unit 6 (CCU6)

**Table 250 Connections of CCU61 (cont'd)**

Interface Signals	connects		Description
CCU61:T12HRC	from	P02.8:IN	External timer start 12
CCU61:T13HRC	from	P02.8:IN	External timer start 13
CCU61:T12HRE	from	P00.11:IN	External timer start 12
CCU61:T13HRE	from	CAN0:INT(15)	External timer start 13
CCU61:T12HRF	from	GPT120:T6OFL	External timer start 12
CCU61:T13HRF	from	GPT120:T6OFL	External timer start 13
CCU61:T12HRG	from	CCU60:SR(2)	External timer start 12
CCU61:T13HRG	from	CCU60:SR(2)	External timer start 13
CCU61:T12HRH	from	SCU:E_PDOUT(1)	External timer start 12
CCU61:T13HRH	from	CCU61:SR(1)	External timer start 13
CCU61:WHE_N	to	CCU61:CTRAPB	Set wrong hall event negative

## 27.4 Revision History

**Table 251 Revision History**

Reference	Change to Previous Version	Comment
<b>V3.0.0</b>		
	No change	



---

**General Purpose Timer Unit (GPT12)**

## 28 General Purpose Timer Unit (GPT12)

This chapter describes the specific properties of the product TC35x, which is a member of the product family TC3XX.

The functionality of the GPT12 is described in the TC3XX family documentation. The complete product description consists of the family documentation and this product-specific appendix.

### 28.1 TC35x Specific Register Set

**Table 252 Register Address Space - GPT12**

Module	Base Address	End Address	Note
GPT120	F0001800 <sub>H</sub>	F00018FF <sub>H</sub>	FPI slave interface

#### Register Overview Table

See corresponding AURIX™ TC3xx Platform family specification.

### 28.2 TC35x Specific Registers

No deviations from the Family Spec

## General Purpose Timer Unit (GPT12)

## 28.3 Connectivity

Table 253 Connections of GPT120

Interface Signals	connects		Description
GPT120:CAPINB	from	SCU:E_PDOUT(6)	Trigger input to capture value of timer T5 into CAPREL register
GPT120:T2EUDA	from	P00.8:IN	Count direction control input of timer T2
GPT120:T3EUDA	from	P02.7:IN	Count direction control input of core timer T3
GPT120:T4EUDA	from	P00.9:IN	Count direction control input of timer T4
GPT120:T5EUDA	from	P21.6:IN	Count direction control input of timer T5
GPT120:T6EUDA	from	P20.0:IN	Count direction control input of core timer T6
GPT120:T2EUDB	from	P33.6:IN	Count direction control input of timer T2
GPT120:T3EUDB	from	P10.7:IN	Count direction control input of core timer T3
GPT120:T4EUDB	from	P33.5:IN	Count direction control input of timer T4
GPT120:T5EUDB	from	P10.1:IN	Count direction control input of timer T5
GPT120:T6EUDB	from	P10.0:IN	Count direction control input of core timer T6
GPT120:T2INA	from	P00.7:IN	Trigger/gate input of timer T2
GPT120:T3INA	from	P02.6:IN	Trigger/gate input of core timer T3
GPT120:T4INA	from	P02.8:IN	Trigger/gate input of timer T4
GPT120:T5INA	from	P21.7:IN	Trigger/gate input of timer T5
GPT120:T6INA	from	P20.3:IN	Trigger/gate input of core timer T6
GPT120:T2INB	from	P33.7:IN	Trigger/gate input of timer T2
GPT120:T3INB	from	P10.4:IN	Trigger/gate input of core timer T3
GPT120:T4INB	from	P10.8:IN	Trigger/gate input of timer T4
GPT120:T5INB	from	P10.3:IN	Trigger/gate input of timer T5
GPT120:T6INB	from	P10.2:IN	Trigger/gate input of core timer T6
GPT120:T3INC	from	SCU:E_PDOUT(4)	Trigger/gate input of core timer T3
GPT120:T6OFL	to	CCU60:T12HRF	Overflow/underflow signal of timer T6
		CCU60:T13HRF	
		CCU61:T12HRF	
		CCU61:T13HRF	
GPT120:T3OUT	to	SCU:E_REQ4(2)	External output for overflow/underflow detection of core timer T3
		P10.6:ALT(4)	
		P21.6:ALT(7)	
GPT120:T6OUT	to	SCU:E_REQ5(2)	External output for overflow/underflow detection of core timer T6
		P10.5:ALT(5)	
		P21.7:ALT(7)	
GPT120:CIRQ_INT	to	INT:gpt120.CIRQ_INT	GPT120 CAPREL Service Request
GPT120:T2_INT	to	INT:gpt120.T2_INT	GPT120 T2 Overflow/Underflow Service Request

## General Purpose Timer Unit (GPT12)

**Table 253 Connections of GPT120** (cont'd)

Interface Signals	connects		Description
GPT120:T3_INT	to	INT:gpt120.T3_INT	GPT120 T3 Overflow/Underflow Service Request
GPT120:T4_INT	to	INT:gpt120.T4_INT	GPT120 T4 Overflow/Underflow Service Request
GPT120:T5_INT	to	INT:gpt120.T5_INT	GPT120 T5 Overflow/Underflow Service Request
GPT120:T6_INT	to	INT:gpt120.T6_INT	GPT120 T6 Overflow/Underflow Service Request

## 28.4 Revision History

**Table 254 Revision History**

Reference	Change to Previous Version	Comment
<b>V2.2.3</b>		
<b>Table 254</b>	Revision history updated	
<b>V3.0.0</b>		
<b>Page 2</b>	Connections table changed (no functional change).	
<b>V3.0.1</b>		
–	No functional changes.	–
<b>V3.0.2</b>		
	No functional changes.	

## Converter Control Block (CONVCTRL)

## 29 Converter Control Block (CONVCTRL)

This chapter describes the specific properties of the product TC35x, which is a member of the product family TC3xx.

The functionality of the CONVCTRL is described in the TC3xx family documentation. The complete product description consists of the family documentation and this product-specific appendix.

### 29.1 TC35x-Specific IP Configuration

The functional description describes the features and operating modes of the converter control block in a general way. This section summarizes the configuration that is available in a specific product.

**Table 255 TC35x specific configuration of CONVERTER**

Parameter	CONVCTRL
FPI base address	F0025000 <sub>H</sub>
FPI address range	100 <sub>H</sub>
Application Reset and Kernel Reset	Application Reset
Name of the config sector value	CFS Value
CFS value for register VRCFG	000000C3 <sub>H</sub>

### 29.2 TC35x Specific Register Set

**Table 256 Register Address Space - CONVERTER**

Module	Base Address	End Address	Note
CONVCTRL	F0025000 <sub>H</sub>	F00250FF <sub>H</sub>	FPI slave interface

#### Register Overview Table

See main family chapter.

### 29.3 TC35x Specific Registers

No deviations from the Family Spec

## Converter Control Block (CONVCTRL)

### 29.4 Connectivity

The CONVCTRL is connected to its environment through a number of input and output signals.

**Table 257 Digital Connections for Product TC35x**

Signal	Dir.	Source/Destin.	Description
<b>General</b>			
PHSYNC	O	EVADC	Synchronization signal for analog clocks
CC_ALARM	O	SMU	Alarm signal from safety logic

**Table 258 List of CONVERTER Interface Signals**

Interface Signals	I/O	Description
PHSYNC	out	<b>Phase synchronization signal</b>
CC_ALARM	out	<b>Safety Alarm Signal</b>

### 29.5 Revision History

**Table 259 Revision History for the Appendix**

Reference	Change to Previous Version	Comment
<b>V3.0.0</b>		
–	No change	
<b>V3.0.1</b>		
<a href="#">Page 2</a>	EDSADC removed from digital connections table because TC35x has no EDSADC.	–

## Enhanced Versatile Analog-to-Digital Converter (EVADC)

### 30 Enhanced Versatile Analog-to-Digital Converter (EVADC)

This chapter describes the specific properties of the product TC35x, which is a member of the product family TC3XX.

The functionality of the EVADC is described in the TC3XX family documentation. The complete product description consists of the family documentation and this product-specific appendix.

#### 30.1 TC35x-Specific IP Configuration

The functional description describes the features and operating modes of the A/D Converters in a general way. This section summarizes the configuration that is available in a specific product.

Each converter group is equipped with a separate analog converter module and a dedicated analog input multiplexer.

**Table 260 General Converter Configuration TC35x**

Converter Group	Input Channels	Converter Cluster	Common Service Req. Group	Associated Standard Reference Pins
<b>Primary Groups</b>				
G0	CH0 ... CH7	Primary	C0	$V_{AREF1}$ , $V_{AGND1}$
G1	CH0 ... CH7	Primary	C1	$V_{AREF1}$ , $V_{AGND1}$

#### Synchronization Groups

Both converter kernels can be connected to synchronization groups to achieve parallel conversion of several input channels.

**Table 261** summarizes which kernels can be synchronized for parallel conversions.

**Table 261 Synchronization Groups**

ADC Kernel	Synchr. Group	Master selected by control input $CIx$ <sup>1)</sup>			
		$CI0$ <sup>2)</sup>	$CI1$	$CI2$	$CI3$
G0 (Prim.)	A	G0	G1	---	---
G1 (Prim.)	A	G1	G0	---	---

1) The control input is selected by bitfield STSEL in register GxSYNCTR.

Select the corresponding ready inputs accordingly by bits EVALRx.

2) Control input  $CI0$  always selects the own control signals of the corresponding ADC kernel. This selection is meant for the synchronization master or for stand-alone operation.

#### Major Deviations from the Family Documentation

Since the family documentation covers the whole family of TC3XX products, it contains several sections that do not apply to the TC35x. Be aware of the following restrictions:

- No secondary converter groups
- No fast compare channels
- No channel overlays

---

**Enhanced Versatile Analog-to-Digital Converter (EVADC)**
**Table 262 TC35x specific configuration of EVADC**

Parameter	EVADC
Number of available primary groups	2
Number of available secondary groups	0
Number of available Fast Compare channels	0
FPI base address	F0020000 <sub>H</sub>
FPI address range	4000 <sub>H</sub>

**30.2 TC35x Specific Register Set****Table 263 Register Address Space - EVADC**

Module	Base Address	End Address	Note
EVADC	F0020000 <sub>H</sub>	F0023FFF <sub>H</sub>	FPI slave interface

**Register Overview Table**

See main family chapter.

## Enhanced Versatile Analog-to-Digital Converter (EVADC)

### 30.3 Connectivity

The EVADC is connected to its environment through a number of analog input signals and also digital input and output signals. These connections establish communication with other peripherals, with the system blocks, and with external components. The following tables list:

- [Analog Module Connections](#)
- [Digital Module Connections](#)

#### 30.3.1 Analog Module Connections

The EVADC module accepts a number of analog input signals. The analog input multiplexers select the input channels to be converted from the signals available in this product.

*Note: If an analog input channel is connected to an I/O port pin, make sure the output driver and/or pull devices and/or the digital input path are disabled during normal operation ( $Px\_PDISC.PDISy = 1$ ). For diagnostic functions (MD, PDD) ports must be configured differently (see family description).*

The exact number of analog input channels and the available connection to port pins depend on the employed product type and package (refer to [Table 260](#) and to the corresponding Data Sheets).

A summary of channels can be found in the table below.

*Note: The analog input pins of the TC35x are not connected to other channels of the EVADC. Therefore, no connections are listed in column “Overlay”*

#### Special Markings

- Input channels marked “PDD” provide a pull-down device for pull-down diagnostics.
- Input channels marked “MD” can activate the pullup and pulldown devices for multiplexer diagnostics.
- Input channels marked “AltRef” can be selected as an alternate reference voltage for conversions on channels of the same group.
- Input channels marked “FixRef” cannot select an alternate reference voltage, but only the corresponding standard reference voltage.

**Table 264 Analog Input Connections for Product TC35x**

Signal	Source	Overlay	Description
<b>Reference Inputs</b>			
$V_{AREF}$	VAREF1	-	positive analog reference
$V_{AGND}$	VAGND1	-	negative analog reference
<b>Analog Inputs for Group 0 (Primary)</b>			
G0CH0 (AltRef)	AN0	-	analog input channel 0 of group 0
G0CH1 (MD)	AN1	-	analog input channel 1 of group 0
G0CH2 (MD)	AN2	-	analog input channel 2 of group 0
G0CH3	AN3	-	analog input channel 3 of group 0
G0CH4 (FixRef)	AN4	-	analog input channel 4 of group 0
G0CH5 (FixRef)	AN5	-	analog input channel 5 of group 0
G0CH6 (FixRef)	AN6	-	analog input channel 6 of group 0
G0CH7 (PDD, FixRef)	AN7	-	analog input channel 7 of group 0



## Enhanced Versatile Analog-to-Digital Converter (EVADC)

Table 264 Analog Input Connections for Product TC35x (cont'd)

Signal	Source	Overlay	Description
<b>Analog Inputs for Group 1 (Primary)</b>			
G1CH0 (AltRef)	AN8	-	analog input channel 0 of group 1
G1CH1 (MD)	AN9	-	analog input channel 1 of group 1
G1CH2 (MD)	AN10	-	analog input channel 2 of group 1
G1CH3 (PDD)	AN11	-	analog input channel 3 of group 1
G1CH4	AN12	-	analog input channel 4 of group 1
G1CH5	AN13	-	analog input channel 5 of group 1
G1CH6	AN14	-	analog input channel 6 of group 1
G1CH7	AN15	-	analog input channel 7 of group 1
<b>Common Input Signals (x = 0-1)</b>			
GxCH28	$V_{ANACOMM}$	-	common reference signal, available to all converters, used for production testing, can be fed to the converters through pin AN11
GxCH29	$V_{MTS}$	-	module test signal, comparator supply voltage $V_{DDK}$
GxCH30	$V_{AGND}$	-	negative reference voltage
GxCH31	$V_{AREF}$	-	positive reference voltage

## Enhanced Versatile Analog-to-Digital Converter (EVADC)

## 30.3.2 Digital Module Connections

The EVADC module accepts a number of digital input signals and generates a number of output signals. This section summarizes the connection of these signals to other on-chip modules or to external resources via port pins.

Table 265 Digital Connections for Product TC35x

Signal	Dir.	Source/Destin.	Description
<b>Gate Inputs for Primary Groups (x = 0-1, input line selected via bitfield GTSEL = [yyyy<sub>B</sub>])</b>			
GxREQGTA	I	-	[0000 <sub>B</sub> ] Gating input A, group x
GxREQGTB	I	-	[0001 <sub>B</sub> ] Gating input B, group x
GxREQGTC	I	CCU6061 TRIG0	[0010 <sub>B</sub> ] CCU6061 trigger output 0
GxREQGTD	I	CCU6061 TRIG1	[0011 <sub>B</sub> ] CCU6061 trigger output 1
GxREQGTE	I	CCU6061 TRIG2	[0100 <sub>B</sub> ] CCU6061 trigger output 2
GxREQGTF	I	-	[0101 <sub>B</sub> ] Gating input F, group x
GxREQGTG	I	-	[0110 <sub>B</sub> ] Gating input G, group x
GxREQGTH	I	-	[0111 <sub>B</sub> ] Gating input H, group x
GxREQGTI	I	-	[1000 <sub>B</sub> ] Gating input I, group x
GxREQGTJ	I	-	[1001 <sub>B</sub> ] Gating input J, group x
GxREQGTK	I	-	[1010 <sub>B</sub> ] Gating input K, group x
GxREQGTL	I	-	[1011 <sub>B</sub> ] Gating input L, group x
GxREQGTM	I	eru_pdout_x	[1100 <sub>B</sub> ] ERU pattern detection output x
GxREQGTN	I	-	[1101 <sub>B</sub> ] Gating input N, group x
GxREQGTO	I	-	[1110 <sub>B</sub> ] Gating input O, group x
GxREQGTP	I	[internal]	[1111 <sub>B</sub> ] Extend inputs to the selected internal trigger source (see GxTRCTR)
GxREQGTySEL	O	GxREQTRyP <sup>1)</sup>	Selected gating signal of the respective source
<b>Trigger Inputs for Primary Groups (x = 0-1, input line selected via bitfield XTSEL = [yyyy<sub>B</sub>])</b>			
GxREQTRA	I	CCU60_SR3	[0000 <sub>B</sub> ] CCU60 service request output 3
GxREQTRB	I	CCU61_SR3	[0001 <sub>B</sub> ] CCU61 service request output 3
GxREQTRC	I	HSPDM_adc_trig	[0010 <sub>B</sub> ] HSPDM chirp trigger
GxREQTRD	I	-	[0011 <sub>B</sub> ] Trigger input D, group x
GxREQTRE	I	-	[0100 <sub>B</sub> ] Trigger input E, group x
GxREQTRF	I	-	[0101 <sub>B</sub> ] Trigger input F, group x
GxREQTRG	I	-	[0110 <sub>B</sub> ] Trigger input G, group x
GxREQTRH	I	eru_iout_x	[0111 <sub>B</sub> ] ERU interrupt output x
GxREQTRI	I	-	[1000 <sub>B</sub> ] Trigger input I, group x
GxREQTRJ	I	-	[1001 <sub>B</sub> ] Trigger input J, group x
GxREQTRK	I	-	[1010 <sub>B</sub> ] Trigger input K, group x
GxREQTRL	I	-	[1011 <sub>B</sub> ] Trigger input L, group x
GxREQTRM	I	vadc_gxsr1	[1100 <sub>B</sub> ] Service request 1, group x
GxREQTRN	I	vadc_c0sr1	[1101 <sub>B</sub> ] Service request 1, common group 0

## Enhanced Versatile Analog-to-Digital Converter (EVADC)

Table 265 Digital Connections for Product TC35x (cont'd)

Signal	Dir.	Source/Destin.	Description
GxREQTRO	I	vadc_c1sr1	[1110 <sub>B</sub> ] Service request 1, common group 1
GxREQTRYP	I	GxREQGTySEL <sup>1)</sup>	[1111 <sub>B</sub> ] Extend triggers to selected gating input of the respective source
GxREQTRYSEL	O	-	Selected trigger signal of the respective source

## Global Signals and Service Request Lines For Primary Groups: x = 0-1

GxDATA[20:0]	O	RIF	Result values written to RES15
GxWR	O	RIF	Write signal for GxDATA
EMUX00	O	P02.6, P33.3	Control of external analog multiplexer interface 0
EMUX01	O	P02.7, P33.2	
EMUX02	O	P02.8, P33.1	
EMUX10	O	P00.6, P33.6	Control of external analog multiplexer interface 1
EMUX11	O	P00.7, P33.5	
EMUX12	O	P00.8, P33.4	
GxSR0	O	ICU	Service request 0 of group x
GxSR1	O	ICU	Service request 1 of group x
GxSR2	O	ICU	Service request 2 of group x
GxSR3	O	ICU	Service request 3 of group x
C0SR0	O	ICU	Service request 0 of common block 0
C0SR1	O	ICU	Service request 1 of common block 0
C0SR2	O	ICU	Service request 2 of common block 0
C0SR3	O	ICU	Service request 3 of common block 0
C1SR0	O	ICU	Service request 0 of common block 1
C1SR1	O	ICU	Service request 1 of common block 1
C1SR2	O	ICU	Service request 2 of common block 1
C1SR3	O	ICU	Service request 3 of common block 1

## System-Internal Connections (x = 0-1)

PHSYNC	I	Phase synchronizer	Synchronization signal for analog clocks
otgb0[15:0]	O	OTGM	Alternate trigger buses for additional trace signals indicating the input signal sample phase (see OCS)
otgb1[15:0]	O	OTGM	

1) Internal signal connection.

## Enhanced Versatile Analog-to-Digital Converter (EVADC)

## 30.4 Revision History

This is a summary of the modifications that have been applied to this chapter.

Table 266 Revision History

Reference	Change to Previous Version	Comment
<b>V3.0.0</b>		
<a href="#">Page 3</a>	Clarify functionality of channel CH29 (see end of table).	
<b>V3.0.1</b>		
–	No functional changes.	–
<b>V3.0.2</b>		
–	No functional changes.	–
<b>V3.0.3</b>		
–	No functional changes.	–
<b>V3.0.4</b>		
–	No functional changes.	–
<b>V3.0.5</b>		
–	No functional changes.	–

## **31      Enhanced Delta-Sigma Analog-to-Digital Converter (EDSADC)**

This device doesn't contain an EDSADC.

## Inter-Integrated Circuit (I2C)

### 32 Inter-Integrated Circuit (I2C)

This chapter describes the Inter-Integrated Circuit (short I2C) Module of the TC35x.

#### 32.1 TC35x Specific IP Configuration

See features in family spec.

No product specific configuration for I2C

#### 32.2 TC35x Specific Register Set

##### Register Address Space Table

The address space for the module registers is defined in [Register Address Space Table](#).

**Table 267 Register Address Space - I2C**

Module	Base Address	End Address	Note
I2C0	F00C0000 <sub>H</sub>	F00D00FF <sub>H</sub>	FPI slave interface

##### Register Overview Table

There are no product specific register for this module.

#### 32.3 TC35x Specific Registers

There are no product specific register for this module.

#### 32.4 Connectivity

The tables below list all the connections of I2C instances.

**Table 268 Connections of I2C0**

Interface Signals	connects		Description
I2C0:SCL	to	P02.5:ALT(5)	Serial Clock Output
		P15.4:ALT(6)	
I2C0:SDA	to	P02.4:ALT(5)	Serial Data Output
		P15.5:ALT(6)	
I2C0:SDAA	from	P02.4:IN	Serial Data Input 0
I2C0:SDAC	from	P15.5:IN	Serial Data Input 2
I2C0:SLEEP	from	SCU:scu_syst_sleep_n	Sleep Request
I2C0:DTR_INT	to	INT:i2c0.DTR_INT	I2C Data Transfer Request
I2C0:ERR_INT	to	INT:i2c0.ERR_INT	I2C Error Service Request
I2C0:P_INT	to	INT:i2c0.P_INT	I2C Kernel Service Request

## Inter-Integrated Circuit (I2C)

**32.5 Revision History****Table 269 Revision History**

Reference	Change to Previous Version	Comment
<b>V2.3.4</b>		
<b>Page 1</b>	No functional changes. Formal changes in Connectivity tables.	
<b>V2.3.5</b>		
–	No functional changes.	
<b>V2.3.6</b>		
–	No functional changes.	

## **33 High Speed Serial Link (HSSL)**

This device doesn't contain a HSSL.



## **34 Asynchronous Serial Interface (ASCLIN)**

Text with reference to family spec.

### **34.1 TC35x Specific IP Configuration**

No product specific configuration for ASCLIN

## Asynchronous Serial Interface (ASCLIN)

## 34.2 TC35x Specific Register Set

## Register Address Space Table

Table 270 Register Address Space - ASCLIN

Module	Base Address	End Address	Note
ASCLIN0	F0000600 <sub>H</sub>	F00006FF <sub>H</sub>	FPI slave interface
ASCLIN1	F0000700 <sub>H</sub>	F00007FF <sub>H</sub>	FPI slave interface
ASCLIN2	F0000800 <sub>H</sub>	F00008FF <sub>H</sub>	FPI slave interface
ASCLIN3	F0000900 <sub>H</sub>	F00009FF <sub>H</sub>	FPI slave interface

## Register Overview Table

Table 271 Register Overview - ASCLIN (ascending Offset Address)

Short Name	Long Name	Offset Address	Page Number
ASCLIN0_CLC	Clock Control Register	000 <sub>H</sub>	See Family Spec
ASCLIN1_CLC	Clock Control Register	000 <sub>H</sub>	See Family Spec
ASCLIN2_CLC	Clock Control Register	000 <sub>H</sub>	See Family Spec
ASCLIN3_CLC	Clock Control Register	000 <sub>H</sub>	See Family Spec
ASCLIN0_IOCR	Input and Output Control Register	004 <sub>H</sub>	See Family Spec
ASCLIN1_IOCR	Input and Output Control Register	004 <sub>H</sub>	See Family Spec
ASCLIN2_IOCR	Input and Output Control Register	004 <sub>H</sub>	See Family Spec
ASCLIN3_IOCR	Input and Output Control Register	004 <sub>H</sub>	See Family Spec
ASCLIN0_ID	Module Identification Register	008 <sub>H</sub>	See Family Spec

## Asynchronous Serial Interface (ASCLIN)

Table 271 Register Overview - ASCLIN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
ASCLIN1_ID	Module Identification Register	008 <sub>H</sub>	See Family Spec
ASCLIN2_ID	Module Identification Register	008 <sub>H</sub>	See Family Spec
ASCLIN3_ID	Module Identification Register	008 <sub>H</sub>	See Family Spec
ASCLIN0_TXFIFOCON	TX FIFO Configuration Register	00C <sub>H</sub>	See Family Spec
ASCLIN1_TXFIFOCON	TX FIFO Configuration Register	00C <sub>H</sub>	See Family Spec
ASCLIN2_TXFIFOCON	TX FIFO Configuration Register	00C <sub>H</sub>	See Family Spec
ASCLIN3_TXFIFOCON	TX FIFO Configuration Register	00C <sub>H</sub>	See Family Spec
ASCLIN0_RXFIFOCON	RX FIFO Configuration Register	010 <sub>H</sub>	See Family Spec
ASCLIN1_RXFIFOCON	RX FIFO Configuration Register	010 <sub>H</sub>	See Family Spec
ASCLIN2_RXFIFOCON	RX FIFO Configuration Register	010 <sub>H</sub>	See Family Spec
ASCLIN3_RXFIFOCON	RX FIFO Configuration Register	010 <sub>H</sub>	See Family Spec
ASCLIN0_BITCON	Bit Configuration Register	014 <sub>H</sub>	See Family Spec
ASCLIN1_BITCON	Bit Configuration Register	014 <sub>H</sub>	See Family Spec
ASCLIN2_BITCON	Bit Configuration Register	014 <sub>H</sub>	See Family Spec

## Asynchronous Serial Interface (ASCLIN)

Table 271 Register Overview - ASCLIN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
ASCLIN3_BITCON	Bit Configuration Register	014 <sub>H</sub>	See Family Spec
ASCLIN0_FRAMECON	Frame Control Register	018 <sub>H</sub>	See Family Spec
ASCLIN1_FRAMECON	Frame Control Register	018 <sub>H</sub>	See Family Spec
ASCLIN2_FRAMECON	Frame Control Register	018 <sub>H</sub>	See Family Spec
ASCLIN3_FRAMECON	Frame Control Register	018 <sub>H</sub>	See Family Spec
ASCLIN0_DATCON	Data Configuration Register	01C <sub>H</sub>	See Family Spec
ASCLIN1_DATCON	Data Configuration Register	01C <sub>H</sub>	See Family Spec
ASCLIN2_DATCON	Data Configuration Register	01C <sub>H</sub>	See Family Spec
ASCLIN3_DATCON	Data Configuration Register	01C <sub>H</sub>	See Family Spec
ASCLIN0_BRG	Baud Rate Generation Register	020 <sub>H</sub>	See Family Spec
ASCLIN1_BRG	Baud Rate Generation Register	020 <sub>H</sub>	See Family Spec
ASCLIN2_BRG	Baud Rate Generation Register	020 <sub>H</sub>	See Family Spec
ASCLIN3_BRG	Baud Rate Generation Register	020 <sub>H</sub>	See Family Spec
ASCLIN0_BRD	Baud Rate Detection Register	024 <sub>H</sub>	See Family Spec

## Asynchronous Serial Interface (ASCLIN)

Table 271 Register Overview - ASCLIN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
ASCLIN1_BRD	Baud Rate Detection Register	024 <sub>H</sub>	See Family Spec
ASCLIN2_BRD	Baud Rate Detection Register	024 <sub>H</sub>	See Family Spec
ASCLIN3_BRD	Baud Rate Detection Register	024 <sub>H</sub>	See Family Spec
ASCLIN0_LINCON	LIN Control Register	028 <sub>H</sub>	See Family Spec
ASCLIN1_LINCON	LIN Control Register	028 <sub>H</sub>	See Family Spec
ASCLIN2_LINCON	LIN Control Register	028 <sub>H</sub>	See Family Spec
ASCLIN3_LINCON	LIN Control Register	028 <sub>H</sub>	See Family Spec
ASCLIN0_LINBTIMER	LIN Break Timer Register	02C <sub>H</sub>	See Family Spec
ASCLIN1_LINBTIMER	LIN Break Timer Register	02C <sub>H</sub>	See Family Spec
ASCLIN2_LINBTIMER	LIN Break Timer Register	02C <sub>H</sub>	See Family Spec
ASCLIN3_LINBTIMER	LIN Break Timer Register	02C <sub>H</sub>	See Family Spec
ASCLIN0_LINHTIMER	LIN Header Timer Register	030 <sub>H</sub>	See Family Spec
ASCLIN1_LINHTIMER	LIN Header Timer Register	030 <sub>H</sub>	See Family Spec
ASCLIN2_LINHTIMER	LIN Header Timer Register	030 <sub>H</sub>	See Family Spec

## Asynchronous Serial Interface (ASCLIN)

Table 271 Register Overview - ASCLIN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
ASCLIN3_LINHTIMER	LIN Header Timer Register	030 <sub>H</sub>	See Family Spec
ASCLIN0_FLAGS	Flags Register	034 <sub>H</sub>	See Family Spec
ASCLIN1_FLAGS	Flags Register	034 <sub>H</sub>	See Family Spec
ASCLIN2_FLAGS	Flags Register	034 <sub>H</sub>	See Family Spec
ASCLIN3_FLAGS	Flags Register	034 <sub>H</sub>	See Family Spec
ASCLIN0_FLAGSSET	Flags Set Register	038 <sub>H</sub>	See Family Spec
ASCLIN1_FLAGSSET	Flags Set Register	038 <sub>H</sub>	See Family Spec
ASCLIN2_FLAGSSET	Flags Set Register	038 <sub>H</sub>	See Family Spec
ASCLIN3_FLAGSSET	Flags Set Register	038 <sub>H</sub>	See Family Spec
ASCLIN0_FLAGSCLEAR	Flags Clear Register	03C <sub>H</sub>	See Family Spec
ASCLIN1_FLAGSCLEAR	Flags Clear Register	03C <sub>H</sub>	See Family Spec
ASCLIN2_FLAGSCLEAR	Flags Clear Register	03C <sub>H</sub>	See Family Spec
ASCLIN3_FLAGSCLEAR	Flags Clear Register	03C <sub>H</sub>	See Family Spec
ASCLIN0_FLAGSENABLE	Flags Enable Register	040 <sub>H</sub>	See Family Spec

## Asynchronous Serial Interface (ASCLIN)

**Table 271 Register Overview - ASCLIN (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Page Number
ASCLIN1_FLAGSENA BLE	Flags Enable Register	040 <sub>H</sub>	See Family Spec
ASCLIN2_FLAGSENA BLE	Flags Enable Register	040 <sub>H</sub>	See Family Spec
ASCLIN3_FLAGSENA BLE	Flags Enable Register	040 <sub>H</sub>	See Family Spec
ASCLIN0_TXDATA	Transmit Data Register	044 <sub>H</sub>	See Family Spec
ASCLIN1_TXDATA	Transmit Data Register	044 <sub>H</sub>	See Family Spec
ASCLIN2_TXDATA	Transmit Data Register	044 <sub>H</sub>	See Family Spec
ASCLIN3_TXDATA	Transmit Data Register	044 <sub>H</sub>	See Family Spec
ASCLIN0_RXDATA	Receive Data Register	048 <sub>H</sub>	See Family Spec
ASCLIN1_RXDATA	Receive Data Register	048 <sub>H</sub>	See Family Spec
ASCLIN2_RXDATA	Receive Data Register	048 <sub>H</sub>	See Family Spec
ASCLIN3_RXDATA	Receive Data Register	048 <sub>H</sub>	See Family Spec
ASCLIN0_CSR	Clock Selection Register	04C <sub>H</sub>	See Family Spec
ASCLIN1_CSR	Clock Selection Register	04C <sub>H</sub>	See Family Spec
ASCLIN2_CSR	Clock Selection Register	04C <sub>H</sub>	See Family Spec

## Asynchronous Serial Interface (ASCLIN)

Table 271 Register Overview - ASCLIN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
ASCLIN3_CSR	Clock Selection Register	04C <sub>H</sub>	See Family Spec
ASCLIN0_RXDATAD	Receive Data Debug Register	050 <sub>H</sub>	See Family Spec
ASCLIN1_RXDATAD	Receive Data Debug Register	050 <sub>H</sub>	See Family Spec
ASCLIN2_RXDATAD	Receive Data Debug Register	050 <sub>H</sub>	See Family Spec
ASCLIN3_RXDATAD	Receive Data Debug Register	050 <sub>H</sub>	See Family Spec
ASCLIN0_OCS	OCDS Control and Status	0E8 <sub>H</sub>	See Family Spec
ASCLIN1_OCS	OCDS Control and Status	0E8 <sub>H</sub>	See Family Spec
ASCLIN2_OCS	OCDS Control and Status	0E8 <sub>H</sub>	See Family Spec
ASCLIN3_OCS	OCDS Control and Status	0E8 <sub>H</sub>	See Family Spec
ASCLIN0_KRSTCLR	Kernel Reset Status Clear Register	0EC <sub>H</sub>	See Family Spec
ASCLIN1_KRSTCLR	Kernel Reset Status Clear Register	0EC <sub>H</sub>	See Family Spec
ASCLIN2_KRSTCLR	Kernel Reset Status Clear Register	0EC <sub>H</sub>	See Family Spec
ASCLIN3_KRSTCLR	Kernel Reset Status Clear Register	0EC <sub>H</sub>	See Family Spec
ASCLIN0_KRST1	Kernel Reset Register 1	0F0 <sub>H</sub>	See Family Spec



## Asynchronous Serial Interface (ASCLIN)

Table 271 Register Overview - ASCLIN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
ASCLIN1_KRST1	Kernel Reset Register 1	0F0 <sub>H</sub>	See Family Spec
ASCLIN2_KRST1	Kernel Reset Register 1	0F0 <sub>H</sub>	See Family Spec
ASCLIN3_KRST1	Kernel Reset Register 1	0F0 <sub>H</sub>	See Family Spec
ASCLIN0_KRST0	Kernel Reset Register 0	0F4 <sub>H</sub>	See Family Spec
ASCLIN1_KRST0	Kernel Reset Register 0	0F4 <sub>H</sub>	See Family Spec
ASCLIN2_KRST0	Kernel Reset Register 0	0F4 <sub>H</sub>	See Family Spec
ASCLIN3_KRST0	Kernel Reset Register 0	0F4 <sub>H</sub>	See Family Spec
ASCLIN0_ACCEN1	Access Enable Register 1	0F8 <sub>H</sub>	See Family Spec
ASCLIN1_ACCEN1	Access Enable Register 1	0F8 <sub>H</sub>	See Family Spec
ASCLIN2_ACCEN1	Access Enable Register 1	0F8 <sub>H</sub>	See Family Spec
ASCLIN3_ACCEN1	Access Enable Register 1	0F8 <sub>H</sub>	See Family Spec
ASCLIN0_ACCEN0	Access Enable Register 0	0FC <sub>H</sub>	See Family Spec
ASCLIN1_ACCEN0	Access Enable Register 0	0FC <sub>H</sub>	See Family Spec

## Asynchronous Serial Interface (ASCLIN)

**Table 271 Register Overview - ASCLIN (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Page Number
ASCLIN2_ACCEN0	Access Enable Register 0	0FC <sub>H</sub>	See Family Spec
ASCLIN3_ACCEN0	Access Enable Register 0	0FC <sub>H</sub>	See Family Spec

### 34.3 TC35x Specific Registers

No deviations from the Family Spec

### 34.4 Connectivity

**Table 272 Connections of ASCLIN0**

Interface Signals	connects		Description
ASCLIN0:ACTSA	from	P14.9:IN	Clear to send input
ASCLIN0:ACTSD	from	ASCLIN0:ARTS	Clear to send input
ASCLIN0:ARTS	to	P14.7:ALT(2)	Ready to send output
		ASCLIN0:ACTSD	
ASCLIN0:ARXA	from	P14.1:IN	Receive input
ASCLIN0:ARXB	from	P15.3:IN	Receive input
ASCLIN0:ARXD	from	P33.10:IN	Receive input
ASCLIN0:ASCLK	to	P14.0:ALT(6)	Shift clock output
		P15.2:ALT(6)	
ASCLIN0:ATX	to	IOM:MON2(12)	Transmit output
		IOM:REF2(12)	
		P14.0:ALT(2)	
		P14.1:ALT(2)	
		P15.2:ALT(2)	
		P15.3:ALT(2)	
		P33.9:ALT(6)	
ASCLIN0:sleep_n	from	SCU:scu_syst_sleep_n	Negative turn-off request
ASCLIN0:TX_INT	to	INT:asclin0.TX_INT	ASCLIN Transmit Service Request
ASCLIN0:RX_INT	to	INT:asclin0.RX_INT	ASCLIN Receive Service Request
ASCLIN0:ERR_INT	to	INT:asclin0.ERR_INT	ASCLIN Error Service Request

## Asynchronous Serial Interface (ASCLIN)

Table 273 Connections of ASCLIN1

Interface Signals	connects		Description
ASCLIN1:ACTSA	from	P20.7:IN	Clear to send input
ASCLIN1:ACTSB	from	P32.4:IN	Clear to send input
ASCLIN1:ACTSD	from	ASCLIN1:ARTS	Clear to send input
ASCLIN1:ARTS	to	P20.6:ALT(2)	Ready to send output
		P23.1:ALT(2)	
		ASCLIN1:ACTSD	
ASCLIN1:ARXA	from	P15.1:IN	Receive input
ASCLIN1:ARXB	from	P15.5:IN	Receive input
ASCLIN1:ARXC	from	P20.9:IN	Receive input
ASCLIN1:ARXD	from	P14.8:IN	Receive input
ASCLIN1:ARXE	from	P11.10:IN	Receive input
ASCLIN1:ARXF	from	P33.13:IN	Receive input
ASCLIN1:ARXG	from	P02.3:IN	Receive input
ASCLIN1:ASCLK	to	P15.0:ALT(6)	Shift clock output
		P20.10:ALT(6)	
		P33.11:ALT(2)	
		P33.12:ALT(4)	
ASCLIN1:ASLSO	to	P14.3:ALT(4)	Slave select signal output
		P20.8:ALT(2)	
		P33.10:ALT(4)	
ASCLIN1:ATX	to	IOM:MON2(13)	Transmit output
		IOM:REF2(13)	
		P02.2:ALT(2)	
		P11.12:ALT(2)	
		P14.10:ALT(4)	
		P15.0:ALT(2)	
		P15.1:ALT(2)	
		P15.4:ALT(2)	
		P15.5:ALT(2)	
		P20.10:ALT(2)	
		P33.12:ALT(2)	
		P33.13:ALT(2)	
ASCLIN1:sleep_n	from	SCU:scu_syst_sleep_n	Negative turn-off request
ASCLIN1:TX_INT	to	INT:ascln1.TX_INT	ASCLIN Transmit Service Request
ASCLIN1:RX_INT	to	INT:ascln1.RX_INT	ASCLIN Receive Service Request
ASCLIN1:ERR_INT	to	INT:ascln1.ERR_INT	ASCLIN Error Service Request

## Asynchronous Serial Interface (ASCLIN)

Table 274 Connections of ASCLIN2

Interface Signals	connects		Description
ASCLIN2:ACTSA	from	P10.7:IN	Clear to send input
ASCLIN2:ACTSB	from	P33.5:IN	Clear to send input
ASCLIN2:ACTSD	from	ASCLIN2:ARTS	Clear to send input
ASCLIN2:ARTS	to	P10.8:ALT(2)	Ready to send output
		P33.4:ALT(2)	
		ASCLIN2:ACTSD	
ASCLIN2:ARXA	from	P14.3:IN	Receive input
ASCLIN2:ARXB	from	P02.1:IN	Receive input
ASCLIN2:ARXD	from	P10.6:IN	Receive input
ASCLIN2:ARXE	from	P33.8:IN	Receive input
ASCLIN2:ARXF	from	P32.6:IN	Receive input
ASCLIN2:ARXG	from	P02.0:IN	Receive input
ASCLIN2:ASCLK	to	P02.4:ALT(2)	Shift clock output
		P10.6:ALT(2)	
		P14.2:ALT(6)	
		P33.7:ALT(2)	
		P33.9:ALT(4)	
ASCLIN2:ASLSO	to	P02.3:ALT(2)	Slave select signal output
		P10.5:ALT(6)	
		P33.6:ALT(2)	
ASCLIN2:ATX	to	IOM:MON2(14)	Transmit output
		IOM:REF2(14)	
		P02.0:ALT(2)	
		P10.5:ALT(2)	
		P14.2:ALT(2)	
		P14.3:ALT(2)	
		P32.5:ALT(2)	
		P33.8:ALT(2)	
		P33.9:ALT(2)	
ASCLIN2:sleep_n	from	SCU:scu_syst_sleep_n	Negative turn-off request
ASCLIN2:TX_INT	to	INT:asclin2.TX_INT	ASCLIN Transmit Service Request
ASCLIN2:RX_INT	to	INT:asclin2.RX_INT	ASCLIN Receive Service Request
ASCLIN2:ERR_INT	to	INT:asclin2.ERR_INT	ASCLIN Error Service Request

## Asynchronous Serial Interface (ASCLIN)

Table 275 Connections of ASCLIN3

Interface Signals	connects		Description
ASCLIN3:ACTSA	from	P00.12:IN	Clear to send input
ASCLIN3:ACTSD	from	ASCLIN3:ARTS	Clear to send input
ASCLIN3:ARTS	to	P00.9:ALT(3)	Ready to send output
		ASCLIN3:ACTSD	
ASCLIN3:ARXA	from	P15.7:IN	Receive input
ASCLIN3:ARXB	from	P11.0:IN	Receive input
ASCLIN3:ARXC	from	P20.3:IN	Receive input
ASCLIN3:ARXD	from	P32.2:IN	Receive input
ASCLIN3:ARXE	from	P00.1:IN	Receive input
ASCLIN3:ARXF	from	P21.6:IN	Receive input
ASCLIN3:ASCLK	to	P00.0:ALT(2)	Shift clock output
		P00.2:ALT(2)	
		P11.1:ALT(2)	
		P11.4:ALT(2)	
		P15.6:ALT(6)	
		P15.8:ALT(6)	
		P20.0:ALT(3)	
		P21.5:ALT(2)	
		P21.7:ALT(3)	
		P32.3:ALT(4)	
		P33.2:ALT(2)	
ASCLIN3:ASLSO	to	P00.3:ALT(2)	Slave select signal output
		P12.1:ALT(2)	
		P14.3:ALT(5)	
		P21.2:ALT(2)	
		P21.6:ALT(2)	
		P33.1:ALT(2)	

## Asynchronous Serial Interface (ASCLIN)

**Table 275 Connections of ASCLIN3 (cont'd)**

Interface Signals	connects		Description
ASCLIN3:ATX	to	IOM:MON2(15)	Transmit output
		IOM:REF2(15)	
		P00.0:ALT(3)	
		P00.1:ALT(2)	
		P11.0:ALT(2)	
		P11.1:ALT(3)	
		P15.6:ALT(2)	
		P15.7:ALT(2)	
		P20.0:ALT(2)	
		P20.3:ALT(2)	
		P21.7:ALT(2)	
		P32.2:ALT(2)	
		P32.3:ALT(2)	
ASCLIN3:sleep_n	from	SCU:scu_syst_sleep_n	Negative turn-off request
ASCLIN3:TX_INT	to	INT:asclin3.TX_INT	ASCLIN Transmit Service Request
ASCLIN3:RX_INT	to	INT:asclin3.RX_INT	ASCLIN Receive Service Request
ASCLIN3:ERR_INT	to	INT:asclin3.ERR_INT	ASCLIN Error Service Request

## 34.5 Revision History

**Table 276 Revision History**

Reference	Change to Previous Version	Comment
<b>V3.2.6</b>		
<a href="#">Page 2</a>	Register tables updated.	
	No functional change in connectivity tables.	
<b>V3.2.7</b>		
–	No functional changes.	
<b>V3.2.8</b>		
–	No functional changes.	

## 35 Queued Synchronous Peripheral Interface (QSPI)

### 35.1 TC35x Specific IP Configuration

Table 277 TC35x specific configuration of QSPI

Parameter	QSPI0	QSPI1	QSPI2	QSPI3
QSPI module has HSIC			X	X

## Queued Synchronous Peripheral Interface (QSPI)

### 35.2 TC35x Specific Register Set

#### Register Address Space Table

**Table 278 Register Address Space - QSPI**

Module	Base Address	End Address	Note
QSPI0	F0001C00 <sub>H</sub>	F0001CFF <sub>H</sub>	Register block QSPI0
QSPI1	F0001D00 <sub>H</sub>	F0001DFF <sub>H</sub>	Register block QSPI1
QSPI2	F0001E00 <sub>H</sub>	F0001EFF <sub>H</sub>	Register block QSPI2
QSPI3	F0001F00 <sub>H</sub>	F0001FFF <sub>H</sub>	Register block QSPI3

#### Register Overview Tables of QSPI

**Table 279 Register Overview - QSPI0 (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
QSPI0_CLC	Clock Control Register	000 <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI0_PISEL	Port Input Select Register	004 <sub>H</sub>	U,SV	SV,P	Application Reset	<a href="#">10</a>
QSPI0_ID	Module Identification Register	008 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
QSPI0_GLOBALC ON	Global Configuration Register	010 <sub>H</sub>	U,SV	SV,P	Application Reset	See Family Spec
QSPI0_GLOBALC ON1	Global Configuration Register 1	014 <sub>H</sub>	U,SV	SV,P	Application Reset	See Family Spec
QSPI0_BACON	Basic Configuration Register	018 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
QSPI0_ECONz (z=0-7)	Configuration Extension z	020 <sub>H</sub> +z*4	U,SV	SV,P	Application Reset	See Family Spec
QSPI0_STATUS	Status Register	040 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI0_STATUS1	Status Register 1	044 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec



## Queued Synchronous Peripheral Interface (QSPI)

**Table 279 Register Overview - QSPI0 (ascending Offset Address) (cont'd)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
QSPI0_SSOC	Slave Select Output Control Register	048 <sub>H</sub>	U,SV	SV,P	Application Reset	See Family Spec
QSPI0_FLAGSCLEAR	Flags Clear Register	054 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI0_XXLCON	Extra Large Data Configuration Register	058 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI0_MIXENTRY	MIX_ENTRY Register	05C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI0_BACONENTRY	BACON_ENTRY Register	060 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI0_DATAENTRYx (x=0-7)	DATA_ENTRY Register x	064 <sub>H</sub> +x*4	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI0_RXEXIT	RX_EXIT Register	090 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
QSPI0_RXEXITD	RX_EXIT Debug Register	094 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
QSPI0_MC	Move Counter Register	0A4 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI0_MCCON	Move Counter control Register	0A8 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI0_OCS	OCDS Control and Status	0E8 <sub>H</sub>	U,SV	SV,P	Debug Reset	See Family Spec
QSPI0_KRSTCLR	Kernel Reset Status Clear Register	0EC <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI0_KRST1	Kernel Reset Register 1	0F0 <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI0_KRST0	Kernel Reset Register 0	0F4 <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec

## Queued Synchronous Peripheral Interface (QSPI)

**Table 279 Register Overview - QSPI0 (ascending Offset Address) (cont'd)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
QSPI0_ACCEN1	Access Enable Register 1	0F8 <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec
QSPI0_ACCEN0	Access Enable Register 0	0FC <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec

**Table 280 Register Overview - QSPI1 (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
QSPI1_CLC	Clock Control Register	000 <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI1_PISEL	Port Input Select Register	004 <sub>H</sub>	U,SV	SV,P	Application Reset	<b>11</b>
QSPI1_ID	Module Identification Register	008 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
QSPI1_GLOBALCON	Global Configuration Register	010 <sub>H</sub>	U,SV	SV,P	Application Reset	See Family Spec
QSPI1_GLOBALCON1	Global Configuration Register 1	014 <sub>H</sub>	U,SV	SV,P	Application Reset	See Family Spec
QSPI1_BACON	Basic Configuration Register	018 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
QSPI1_ECONz (z=0-7)	Configuration Extension z	020 <sub>H</sub> +z*4	U,SV	SV,P	Application Reset	See Family Spec
QSPI1_STATUS	Status Register	040 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI1_STATUS1	Status Register 1	044 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI1_SSOC	Slave Select Output Control Register	048 <sub>H</sub>	U,SV	SV,P	Application Reset	See Family Spec
QSPI1_FLAGSCLEAR	Flags Clear Register	054 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec

## Queued Synchronous Peripheral Interface (QSPI)

**Table 280 Register Overview - QSPI1 (ascending Offset Address) (cont'd)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
QSPI1_XXLCON	Extra Large Data Configuration Register	058 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI1_MIXENTRY	MIX_ENTRY Register	05C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI1_BACONENTRY	BACON_ENTRY Register	060 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI1_DATAENTRYx (x=0-7)	DATA_ENTRY Register x	064 <sub>H</sub> +x*4	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI1_RXEXIT	RX_EXIT Register	090 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
QSPI1_RXEXITD	RX_EXIT Debug Register	094 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
QSPI1_MC	Move Counter Register	0A4 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI1_MCCON	Move Counter control Register	0A8 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI1_OCS	OCDS Control and Status	0E8 <sub>H</sub>	U,SV	SV,P	Debug Reset	See Family Spec
QSPI1_KRSTCLR	Kernel Reset Status Clear Register	0EC <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI1_KRST1	Kernel Reset Register 1	0F0 <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI1_KRST0	Kernel Reset Register 0	0F4 <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI1_ACCEN1	Access Enable Register 1	0F8 <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec
QSPI1_ACCEN0	Access Enable Register 0	0FC <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec

## Queued Synchronous Peripheral Interface (QSPI)

**Table 281 Register Overview - QSPI2 (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
QSPI2_CLC	Clock Control Register	000 <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI2_PISEL	Port Input Select Register	004 <sub>H</sub>	U,SV	SV,P	Application Reset	<a href="#">12</a>
QSPI2_ID	Module Identification Register	008 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
QSPI2_GLOBALCON	Global Configuration Register	010 <sub>H</sub>	U,SV	SV,P	Application Reset	See Family Spec
QSPI2_GLOBALCON1	Global Configuration Register 1	014 <sub>H</sub>	U,SV	SV,P	Application Reset	See Family Spec
QSPI2_BACON	Basic Configuration Register	018 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
QSPI2_ECONz (z=0-7)	Configuration Extension z	020 <sub>H</sub> +z*4	U,SV	SV,P	Application Reset	See Family Spec
QSPI2_STATUS	Status Register	040 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI2_STATUS1	Status Register 1	044 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI2_SSOC	Slave Select Output Control Register	048 <sub>H</sub>	U,SV	SV,P	Application Reset	See Family Spec
QSPI2_FLAGSCLEAR	Flags Clear Register	054 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI2_XXLCON	Extra Large Data Configuration Register	058 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI2_MIXENTRY	MIX_ENTRY Register	05C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI2_BACONENTRY	BACON_ENTRY Register	060 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec

## Queued Synchronous Peripheral Interface (QSPI)

**Table 281 Register Overview - QSPI2 (ascending Offset Address) (cont'd)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
QSPI2_DATAENTRYx (x=0-7)	DATA_ENTRY Register x	064 <sub>H</sub> +x*4	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI2_RXEXIT	RX_EXIT Register	090 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
QSPI2_RXEXITD	RX_EXIT Debug Register	094 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
QSPI2_CAPCON	Capture Control Register	0A0 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI2_MC	Move Counter Register	0A4 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI2_MCCON	Move Counter control Register	0A8 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI2_OCS	OCDS Control and Status	0E8 <sub>H</sub>	U,SV	SV,P	Debug Reset	See Family Spec
QSPI2_KRSTCLR	Kernel Reset Status Clear Register	0EC <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI2_KRST1	Kernel Reset Register 1	0F0 <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI2_KRST0	Kernel Reset Register 0	0F4 <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI2_ACCEN1	Access Enable Register 1	0F8 <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec
QSPI2_ACCEN0	Access Enable Register 0	0FC <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec

## Queued Synchronous Peripheral Interface (QSPI)

**Table 282 Register Overview - QSPI3 (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
QSPI3_CLC	Clock Control Register	000 <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI3_PISEL	Port Input Select Register	004 <sub>H</sub>	U,SV	SV,P	Application Reset	<b>13</b>
QSPI3_ID	Module Identification Register	008 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
QSPI3_GLOBALCON	Global Configuration Register	010 <sub>H</sub>	U,SV	SV,P	Application Reset	See Family Spec
QSPI3_GLOBALCON1	Global Configuration Register 1	014 <sub>H</sub>	U,SV	SV,P	Application Reset	See Family Spec
QSPI3_BACON	Basic Configuration Register	018 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
QSPI3_ECONz (z=0-7)	Configuration Extension z	020 <sub>H</sub> +z*4	U,SV	SV,P	Application Reset	See Family Spec
QSPI3_STATUS	Status Register	040 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI3_STATUS1	Status Register 1	044 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI3_SSOC	Slave Select Output Control Register	048 <sub>H</sub>	U,SV	SV,P	Application Reset	See Family Spec
QSPI3_FLAGSCLEAR	Flags Clear Register	054 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI3_XXLCON	Extra Large Data Configuration Register	058 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI3_MIXENTRY	MIX_ENTRY Register	05C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI3_BACONENTRY	BACON_ENTRY Register	060 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec

## Queued Synchronous Peripheral Interface (QSPI)

**Table 282 Register Overview - QSPI3 (ascending Offset Address) (cont'd)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
QSPI3_DATAENTRYx (x=0-7)	DATA_ENTRY Register x	064 <sub>H</sub> +x*4	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI3_RXEXIT	RX_EXIT Register	090 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
QSPI3_RXEXITD	RX_EXIT Debug Register	094 <sub>H</sub>	U,SV	BE	Application Reset	See Family Spec
QSPI3_CAPCON	Capture Control Register	0A0 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI3_MC	Move Counter Register	0A4 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI3_MCCON	Move Counter control Register	0A8 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
QSPI3_OCS	OCDS Control and Status	0E8 <sub>H</sub>	U,SV	SV,P	Debug Reset	See Family Spec
QSPI3_KRSTCLR	Kernel Reset Status Clear Register	0EC <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI3_KRST1	Kernel Reset Register 1	0F0 <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI3_KRST0	Kernel Reset Register 0	0F4 <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
QSPI3_ACCEN1	Access Enable Register 1	0F8 <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec
QSPI3_ACCEN0	Access Enable Register 0	0FC <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec

## Queued Synchronous Peripheral Interface (QSPI)

### 35.3 TC35x Specific Registers

#### 35.3.1 Register block QSPI

##### Port Input Select Register

The PISEL register controls the input signal selection of the SSC module.

##### QSPI0\_PISEL

##### Port Input Select Register

(004<sub>H</sub>)

Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	SLSIS			0	SCIS			0	SRIS			0	MRIS		
r	rw			r	rw			r	rw			r	rw		

Field	Bits	Type	Description
MRIS	2:0	rw	<b>Master Mode Receive Input Select</b> MRIS selects one out of eight MRST receive input lines, used in Master Mode. Note that not all inputs are used in every device of the family. Selecting an unused input returns a continuous low value. The following signal sources are available in this product (if supported by the package!) 000 <sub>B</sub> <b>P20.12_IN</b> ,
SRIS	6:4	rw	<b>Slave Mode Receive Input Select</b> SRIS selects one out of eight MTSR receive input lines, used in Slave Mode. Note that not all inputs are used in every device of the family. Selecting an unused input returns a continuous low value. The following signal sources are available in this product (if supported by the package!) 000 <sub>B</sub> <b>P20.14_IN</b> , 010 <sub>B</sub> <b>P22.5_IN</b> ,
SCIS	10:8	rw	<b>Slave Mode Clock Input Select</b> SCIS selects one out of eight module kernel SCLK input lines that is used as clock input line in slave mode. Note that not all inputs are used in every device of the family. Selecting an unused input returns a continuous low value. The following signal sources are available in this product (if supported by the package!) 000 <sub>B</sub> <b>P20.11_IN</b> ,



## Queued Synchronous Peripheral Interface (QSPI)

Field	Bits	Type	Description
<b>SLSIS</b>	14:12	rw	<b>Slave Mode Slave Select Input Selection</b> The SLSIS must be programmed properly before the slave mode is set with GLOBALCON.MODE and the module is set to RUN mode. The following signal sources are available in this product (if supported by the package!) 000 <sub>B</sub> no input 001 <sub>B</sub> <b>P20.13_IN</b> , 010 <sub>B</sub> <b>P20.9_IN</b> ,
<b>0</b>	3, 7, 11, 31:15	r	<b>Reserved</b> Read as 0; should be written with 0.

### QSPI1\_PISEL

#### Port Input Select Register

(004<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
							r								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0		<b>SLSIS</b>		0		<b>SCIS</b>		0		<b>SRIS</b>		0		<b>MRIS</b>	
r		rw		r		rw		r		rw		r		rw	

Field	Bits	Type	Description
<b>MRIS</b>	2:0	rw	<b>Master Mode Receive Input Select</b> MRIS selects one out of eight MRST receive input lines, used in Master Mode. Note that not all inputs are used in every device of the family. Selecting an unused input returns a continuous low value. The following signal sources are available in this product (if supported by the package!) 000 <sub>B</sub> <b>P10.1_IN</b> , 001 <sub>B</sub> <b>P11.3_IN</b> ,
<b>SRIS</b>	6:4	rw	<b>Slave Mode Receive Input Select</b> SRIS selects one out of eight MTSR receive input lines, used in Slave Mode. Note that not all inputs are used in every device of the family. Selecting an unused input returns a continuous low value. The following signal sources are available in this product (if supported by the package!) 000 <sub>B</sub> <b>P10.3_IN</b> , 001 <sub>B</sub> <b>P11.9_IN</b> , 010 <sub>B</sub> <b>P10.4_IN</b> ,

## Queued Synchronous Peripheral Interface (QSPI)

Field	Bits	Type	Description
SCIS	10:8	rw	<b>Slave Mode Clock Input Select</b> SCIS selects one out of eight module kernel SCLK input lines that is used as clock input line in slave mode. Note that not all inputs are used in every device of the family. Selecting an unused input returns a continuous low value. The following signal sources are available in this product (if supported by the package!) 000 <sub>B</sub> <b>P10.2_IN</b> , 001 <sub>B</sub> <b>P11.6_IN</b> ,
SLSIS	14:12	rw	<b>Slave Mode Slave Select Input Selection</b> The SLSIS must be programmed properly before the slave mode is set with GLOBALCON.MODE and the module is set to RUN mode. The following signal sources are available in this product (if supported by the package!) 000 <sub>B</sub> no input 001 <sub>B</sub> <b>P11.10_IN</b> ,
0	3, 7, 11, 31:15	r	<b>Reserved</b> Read as 0; should be written with 0.

### QSPI2\_PISEL

#### Port Input Select Register

(004<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							0								
							r								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0		SLSIS		0		SCIS		0		SRIS		0		MRIS	
r		rw		r		rw		r		rw		r		rw	

Field	Bits	Type	Description
MRIS	2:0	rw	<b>Master Mode Receive Input Select</b> MRIS selects one out of eight MRST receive input lines, used in Master Mode. Note that not all inputs are used in every device of the family. Selecting an unused input returns a continuous low value. The following signal sources are available in this product (if supported by the package!) 000 <sub>B</sub> <b>P15.4_IN</b> , 001 <sub>B</sub> <b>P15.7_IN</b> , 100 <sub>B</sub> <b>P15.2_IN</b> ,

## Queued Synchronous Peripheral Interface (QSPI)

Field	Bits	Type	Description
<b>SRIS</b>	6:4	rw	<b>Slave Mode Receive Input Select</b> SRIS selects one out of eight MTSR receive input lines, used in Slave Mode. Note that not all inputs are used in every device of the family. Selecting an unused input returns a continuous low value. The following signal sources are available in this product (if supported by the package!) 000 <sub>B</sub> <b>P15.5_IN</b> , 001 <sub>B</sub> <b>P15.6_IN</b> ,
<b>SCIS</b>	10:8	rw	<b>Slave Mode Clock Input Select</b> SCIS selects one out of eight module kernel SCLK input lines that is used as clock input line in slave mode. Note that not all inputs are used in every device of the family. Selecting an unused input returns a continuous low value. The following signal sources are available in this product (if supported by the package!) 000 <sub>B</sub> <b>P15.3_IN</b> , 001 <sub>B</sub> <b>P15.8_IN</b> ,
<b>SLSIS</b>	14:12	rw	<b>Slave Mode Slave Select Input Selection</b> The SLSIS must be programmed properly before the slave mode is set with GLOBALCON.MODE and the module is set to RUN mode. The following signal sources are available in this product (if supported by the package!) 000 <sub>B</sub> no input 001 <sub>B</sub> <b>P15.2_IN</b> , 010 <sub>B</sub> <b>P15.1_IN</b> ,
<b>0</b>	3, 7, 11, 31:15	r	<b>Reserved</b> Read as 0; should be written with 0.

### QSPI3\_PISEL

#### Port Input Select Register

(004<sub>H</sub>)Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0															
r															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	SLSIS			0	SCIS			0	SRIS			0	MRIS		
r	rw			r	rw			r	rw			r	rw		

## Queued Synchronous Peripheral Interface (QSPI)

Field	Bits	Type	Description
<b>MRIS</b>	2:0	rw	<b>Master Mode Receive Input Select</b> MRIS selects one out of eight MRST receive input lines, used in Master Mode. Note that not all inputs are used in every device of the family. Selecting an unused input returns a continuous low value. The following signal sources are available in this product (if supported by the package!) 000 <sub>B</sub> <b>P02.5_IN</b> , 001 <sub>B</sub> <b>P10.7_IN</b> ,
<b>SRIS</b>	6:4	rw	<b>Slave Mode Receive Input Select</b> SRIS selects one out of eight MTSR receive input lines, used in Slave Mode. Note that not all inputs are used in every device of the family. Selecting an unused input returns a continuous low value. The following signal sources are available in this product (if supported by the package!) 000 <sub>B</sub> <b>P02.6_IN</b> , 001 <sub>B</sub> <b>P10.6_IN</b> ,
<b>SCIS</b>	10:8	rw	<b>Slave Mode Clock Input Select</b> SCIS selects one out of eight module kernel SCLK input lines that is used as clock input line in slave mode. Note that not all inputs are used in every device of the family. Selecting an unused input returns a continuous low value. The following signal sources are available in this product (if supported by the package!) 000 <sub>B</sub> <b>P02.7_IN</b> , 001 <sub>B</sub> <b>P10.8_IN</b> ,
<b>SLSIS</b>	14:12	rw	<b>Slave Mode Slave Select Input Selection</b> The SLSIS must be programmed properly before the slave mode is set with GLOBALCON.MODE and the module is set to RUN mode. The following signal sources are available in this product (if supported by the package!) 000 <sub>B</sub> no input 001 <sub>B</sub> <b>P02.4_IN</b> ,
<b>0</b>	3, 7, 11, 31:15	r	<b>Reserved</b> Read as 0; should be written with 0.

### 35.4 Connectivity

The tables below list all the connections of QSPI instances.

## Queued Synchronous Peripheral Interface (QSPI)

**Table 283 Connections of QSPI0**

Interface Signals	connects		Description
QSPI0:MRST	to	IOM:MON2(0)	Slave SPI data output
		IOM:REF2(0)	
		P20.12:ALT(3)	
QSPI0:MRSTA	from	P20.12:IN	Master SPI data input
QSPI0:MTSR	to	P20.12:ALT(4)	Master SPI data output
		P20.14:ALT(3)	
		P22.5:ALT(4)	
QSPI0:MTSRA	from	P20.14:IN	Slave SPI data input
QSPI0:MTSRC	from	P22.5:IN	Slave SPI data input
QSPI0:SCLK	to	P20.11:ALT(3)	Master SPI clock output
		P20.13:ALT(5)	
QSPI0:SCLKA	from	P20.11:IN	Slave SPI clock inputs
QSPI0:SLSIA	from	P20.13:IN	Slave select input
QSPI0:SLSIB	from	P20.9:IN	Slave select input
QSPI0:SLSO(0)	to	P20.8:ALT(3)	Master slave select output
QSPI0:SLSO(1)	to	P20.9:ALT(3)	Master slave select output
QSPI0:SLSO(2)	to	P20.13:ALT(3)	Master slave select output
QSPI0:SLSO(3)	to	P11.10:ALT(3)	Master slave select output
QSPI0:SLSO(4)	to	P11.11:ALT(3)	Master slave select output
QSPI0:SLSO(5)	to	P11.2:ALT(3)	Master slave select output
QSPI0:SLSO(6)	to	P20.10:ALT(3)	Master slave select output
QSPI0:SLSO(7)	to	P33.5:ALT(2)	Master slave select output
QSPI0:SLSO(8)	to	P20.6:ALT(3)	Master slave select output
QSPI0:SLSO(9)	to	P20.3:ALT(3)	Master slave select output
QSPI0:SLSO(12)	to	P22.4:ALT(4)	Master slave select output
QSPI0:SLSO(13)	to	P15.0:ALT(3)	Master slave select output
QSPI0:TX_INT	to	INT:qspi0.TX_INT	QSPI Transmit Service Request
QSPI0:RX_INT	to	INT:qspi0.RX_INT	QSPI Receive Service Request
QSPI0:ERR_INT	to	INT:qspi0.ERR_INT	QSPI Error Service Request
QSPI0:PT_INT	to	INT:qspi0.PT_INT	QSPI Phase Transition Service Request
QSPI0:U_INT	to	INT:qspi0.U_INT	QSPI User Defined Service Request
QSPI0:HC_INT	to	INT:qspi0.HC_INT	QSPI High Speed Capture Service Request

## Queued Synchronous Peripheral Interface (QSPI)

**Table 284 Connections of QSPI1**

Interface Signals	connects		Description
QSPI1:MRST	to	IOM:MON2(1)	Slave SPI data output
		IOM:REF2(1)	
		P10.1:ALT(3)	
		P10.6:ALT(6)	
		P11.3:ALT(3)	
QSPI1:MRSTA	from	P10.1:IN	Master SPI data input
QSPI1:MRSTB	from	P11.3:IN	Master SPI data input
QSPI1:MTSR	to	P10.1:ALT(2)	Master SPI data output
		P10.3:ALT(3)	
		P10.4:ALT(4)	
		P11.9:ALT(3)	
QSPI1:MTSRA	from	P10.3:IN	Slave SPI data input
QSPI1:MTSRB	from	P11.9:IN	Slave SPI data input
QSPI1:MTSRC	from	P10.4:IN	Slave SPI data input
QSPI1:SCLK	to	P10.2:ALT(3)	Master SPI clock output
		P11.6:ALT(3)	
QSPI1:SCLKA	from	P10.2:IN	Slave SPI clock inputs
QSPI1:SCLKB	from	P11.6:IN	Slave SPI clock inputs
QSPI1:SLSIA	from	P11.10:IN	Slave select input
QSPI1:SLSO(0)	to	P20.8:ALT(4)	Master slave select output
QSPI1:SLSO(1)	to	P20.9:ALT(4)	Master slave select output
QSPI1:SLSO(2)	to	P20.13:ALT(4)	Master slave select output
QSPI1:SLSO(3)	to	P11.10:ALT(4)	Master slave select output
QSPI1:SLSO(4)	to	P11.11:ALT(4)	Master slave select output
QSPI1:SLSO(5)	to	P11.2:ALT(4)	Master slave select output
QSPI1:SLSO(6)	to	P33.10:ALT(2)	Master slave select output
QSPI1:SLSO(7)	to	P33.5:ALT(3)	Master slave select output
QSPI1:SLSO(8)	to	P10.4:ALT(3)	Master slave select output
QSPI1:SLSO(9)	to	P10.5:ALT(4)	Master slave select output
QSPI1:SLSO(10)	to	P10.0:ALT(3)	Master slave select output
QSPI1:TX_INT	to	INT:qspi1.TX_INT	QSPI Transmit Service Request
QSPI1:RX_INT	to	INT:qspi1.RX_INT	QSPI Receive Service Request
QSPI1:ERR_INT	to	INT:qspi1.ERR_INT	QSPI Error Service Request
QSPI1:PT_INT	to	INT:qspi1.PT_INT	QSPI Phase Transition Service Request
QSPI1:U_INT	to	INT:qspi1.U_INT	QSPI User Defined Service Request
QSPI1:HC_INT	to	INT:qspi1.HC_INT	QSPI High Speed Capture Service Request

## Queued Synchronous Peripheral Interface (QSPI)

**Table 285 Connections of QSPI2**

Interface Signals	connects		Description
QSPI2:HSICINA	from	P15.2:IN	Highspeed capture channel
QSPI2:HSICINB	from	P15.3:IN	Highspeed capture channel
QSPI2:MRST	to	IOM:MON2(2)	Slave SPI data output
		IOM:REF2(2)	
		P15.4:ALT(3)	
		P15.7:ALT(3)	
QSPI2:MRSTA	from	P15.4:IN	Master SPI data input
QSPI2:MRSTB	from	P15.7:IN	Master SPI data input
QSPI2:MRSTE	from	P15.2:IN	Master SPI data input
QSPI2:MTSR	to	P15.5:ALT(3)	Master SPI data output
		P15.6:ALT(3)	
QSPI2:MTSRA	from	P15.5:IN	Slave SPI data input
QSPI2:MTSRB	from	P15.6:IN	Slave SPI data input
QSPI2:SCLK	to	P15.3:ALT(3)	Master SPI clock output
		P15.6:ALT(5)	
		P15.8:ALT(3)	
		P33.1:ALT(3)	
QSPI2:SCLKA	from	P15.3:IN	Slave SPI clock inputs
QSPI2:SCLKB	from	P15.8:IN	Slave SPI clock inputs
QSPI2:SLSIA	from	P15.2:IN	Slave select input
QSPI2:SLSIB	from	P15.1:IN	Slave select input
QSPI2:SLSO(0)	to	P15.2:ALT(3)	Master slave select output
QSPI2:SLSO(1)	to	P14.2:ALT(3)	Master slave select output
QSPI2:SLSO(2)	to	P14.6:ALT(3)	Master slave select output
QSPI2:SLSO(3)	to	P14.3:ALT(3)	Master slave select output
QSPI2:SLSO(4)	to	P14.7:ALT(3)	Master slave select output
QSPI2:SLSO(5)	to	P15.1:ALT(3)	Master slave select output
QSPI2:SLSO(6)	to	P33.13:ALT(4)	Master slave select output
QSPI2:SLSO(7)	to	P20.10:ALT(4)	Master slave select output
QSPI2:SLSO(8)	to	P20.6:ALT(4)	Master slave select output
QSPI2:SLSO(9)	to	P20.3:ALT(4)	Master slave select output
QSPI2:SLSO(10)	to	P33.2:ALT(3)	Master slave select output
		P34.3:ALT(4)	
QSPI2:SLSO(11)	to	P33.6:ALT(3)	Master slave select output
QSPI2:SLSO(12)	to	P32.6:ALT(4)	Master slave select output
		P33.4:ALT(3)	
QSPI2:TX_INT	to	INT:qspi2.TX_INT	QSPI Transmit Service Request

## Queued Synchronous Peripheral Interface (QSPI)

**Table 285 Connections of QSPI2 (cont'd)**

Interface Signals	connects		Description
QSPI2:RX_INT	to	INT:qspi2.RX_INT	QSPI Receive Service Request
QSPI2:ERR_INT	to	INT:qspi2.ERR_INT	QSPI Error Service Request
QSPI2:PT_INT	to	INT:qspi2.PT_INT	QSPI Phase Transition Service Request
QSPI2:U_INT	to	INT:qspi2.U_INT	QSPI User Defined Service Request
QSPI2:HC_INT	to	INT:qspi2.HC_INT	QSPI High Speed Capture Service Request

**Table 286 Connections of QSPI3**

Interface Signals	connects		Description
QSPI3:HSICINA	from	P33.9:IN	Highspeed capture channel
QSPI3:HSICINB	from	P33.10:IN	Highspeed capture channel
QSPI3:MRST	to	IOM:MON2(3)	Slave SPI data output
		IOM:REF2(3)	
		P02.5:ALT(3)	
		P10.7:ALT(3)	
QSPI3:MRSTA	from	P02.5:IN	Master SPI data input
QSPI3:MRSTB	from	P10.7:IN	Master SPI data input
QSPI3:MTSR	to	P02.6:ALT(3)	Master SPI data output
		P10.6:ALT(3)	
QSPI3:MTSRA	from	P02.6:IN	Slave SPI data input
QSPI3:MTSRB	from	P10.6:IN	Slave SPI data input
QSPI3:SCLK	to	P02.7:ALT(3)	Master SPI clock output
		P10.8:ALT(3)	
QSPI3:SCLKA	from	P02.7:IN	Slave SPI clock inputs
QSPI3:SCLKB	from	P10.8:IN	Slave SPI clock inputs
QSPI3:SLSIA	from	P02.4:IN	Slave select input
QSPI3:SLSO(0)	to	P02.4:ALT(3)	Master slave select output
QSPI3:SLSO(1)	to	P02.0:ALT(3)	Master slave select output
QSPI3:SLSO(2)	to	P02.1:ALT(3)	Master slave select output
QSPI3:SLSO(3)	to	P00.5:ALT(3)	Master slave select output
		P02.2:ALT(3)	
QSPI3:SLSO(4)	to	P00.2:ALT(6)	Master slave select output
		P02.3:ALT(3)	
QSPI3:SLSO(5)	to	P02.8:ALT(2)	Master slave select output
QSPI3:SLSO(6)	to	P00.8:ALT(2)	Master slave select output
QSPI3:SLSO(7)	to	P00.9:ALT(2)	Master slave select output
QSPI3:SLSO(8)	to	P10.5:ALT(3)	Master slave select output
QSPI3:TX_INT	to	INT:qspi3.TX_INT	QSPI Transmit Service Request
QSPI3:RX_INT	to	INT:qspi3.RX_INT	QSPI Receive Service Request



## Queued Synchronous Peripheral Interface (QSPI)

**Table 286 Connections of QSPI3 (cont'd)**

Interface Signals	connects		Description
QSPI3:ERR_INT	to	INT:qspi3.ERR_INT	QSPI Error Service Request
QSPI3:PT_INT	to	INT:qspi3.PT_INT	QSPI Phase Transition Service Request
QSPI3:U_INT	to	INT:qspi3.U_INT	QSPI User Defined Service Request
QSPI3:HC_INT	to	INT:qspi3.HC_INT	QSPI High Speed Capture Service Request

## 35.5 Revision History

**Table 287 Revision History**

Reference	Change to Previous Version	Comment
<b>V3.0.20</b>		
	No functional change.	

---

**Micro Second Channel (MSC)**

**36      Micro Second Channel (MSC)**

This device doesn't contain a MSC.

## **37 Single Edge Nibble Transmission (SENT)**

This device doesn't contain a SENT.

## 38 CAN Interface (MCMCAN)

This section describes the MCMCAN Interface specific appendix for the product TC35x.

### 38.1 TC35x Specific IP Configuration

**Table 288 TC35x specific configuration of CAN**

Parameter	CAN0	CAN1
Node size in byte	1024	1024
Number of CAN Nodes	4	4
RAM size in byte	32768	16384
Maximum Number of Standard ID Filter Messages per node	128	128
Maximum Number of Extended ID Filter Messages per node	64	64
Maximum Number of RxFIFO structures per node	2	2
Maximum Number of Messages in a Rx buffer per node	64	64
Maximum Number of Tx Event Messages per node	32	32
Maximum Number of Tx Messages in a Tx Buffer per node	32	32

## CAN Interface (MCMCAN)

## 38.2 TC35x Specific Register Set

## Register Address Space Table

Table 289 Register Address Space - CAN

Module	Base Address	End Address	Note
CAN0	F0200000 <sub>H</sub>	F0208FFF <sub>H</sub>	Bus Interface
CAN1	F0210000 <sub>H</sub>	F0218FFF <sub>H</sub>	Bus Interface

## Register Overview Table

Table 290 Register Overview - CAN (ascending Offset Address)

Short Name	Long Name	Offset Address	Page Number
CAN0_RAM	Embedded SRAM for messages (008000 <sub>H</sub> Byte)	000000 <sub>H</sub>	
CAN1_RAM	Embedded SRAM for messages (004000 <sub>H</sub> Byte)	000000 <sub>H</sub>	
CAN0_CLC	CAN Clock Control Register	008000 <sub>H</sub>	See Family Spec
CAN1_CLC	CAN Clock Control Register	008000 <sub>H</sub>	See Family Spec
CAN0_ID	Module Identification Register	008008 <sub>H</sub>	See Family Spec
CAN1_ID	Module Identification Register	008008 <sub>H</sub>	See Family Spec
CAN0_MCR	Module Control Register	008030 <sub>H</sub>	See Family Spec
CAN1_MCR	Module Control Register	008030 <sub>H</sub>	<a href="#">12</a>
CAN0_BUFADR	Buffer receive address and transmit address	008034 <sub>H</sub>	See Family Spec
CAN0_MECR	Measure Control Register	008040 <sub>H</sub>	See Family Spec
CAN0_MESTAT	Measure Status Register	008044 <sub>H</sub>	See Family Spec

## CAN Interface (MCMCAN)

Table 290 Register Overview - CAN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CAN0_ACCENCTR0	Access Enable Register Control 0	0080DC <sub>H</sub>	See Family Spec
CAN1_ACCENCTR0	Access Enable Register Control 0	0080DC <sub>H</sub>	See Family Spec
CAN0_OCS	OCDS Control and Status	0080E8 <sub>H</sub>	See Family Spec
CAN1_OCS	OCDS Control and Status	0080E8 <sub>H</sub>	See Family Spec
CAN0_KRSTCLR	Kernel Reset Status Clear Register	0080EC <sub>H</sub>	See Family Spec
CAN1_KRSTCLR	Kernel Reset Status Clear Register	0080EC <sub>H</sub>	See Family Spec
CAN0_KRST1	Kernel Reset Register 1	0080F0 <sub>H</sub>	See Family Spec
CAN1_KRST1	Kernel Reset Register 1	0080F0 <sub>H</sub>	See Family Spec
CAN0_KRST0	Kernel Reset Register 0	0080F4 <sub>H</sub>	See Family Spec
CAN1_KRST0	Kernel Reset Register 0	0080F4 <sub>H</sub>	See Family Spec
CAN0_ACCEN0	Access Enable Register 0	0080FC <sub>H</sub>	See Family Spec
CAN1_ACCEN0	Access Enable Register 0	0080FC <sub>H</sub>	See Family Spec
CAN0_ACCENNODEi0 (i=0-3)	Access Enable Register CAN Node i 0	008100 <sub>H</sub> +i*400 H	See Family Spec
CAN1_ACCENNODEi0 (i=0-3)	Access Enable Register CAN Node i 0	008100 <sub>H</sub> +i*400 H	See Family Spec

## CAN Interface (MCMCAN)

Table 290 Register Overview - CAN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CAN0_STARTADRI (i=0-3)	Start Address Node i	008108 <sub>H</sub> +i*400 H	See Family Spec
CAN1_STARTADRI (i=0-3)	Start Address Node i	008108 <sub>H</sub> +i*400 H	See Family Spec
CAN0_ENDADRI (i=0-3)	End Address Node i	00810C <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN1_ENDADRI (i=0-3)	End Address Node i	00810C <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN0_ISREGi (i=0-3)	Interrupt Signalling Register i	008110 <sub>H</sub> +i*400 H	See Family Spec
CAN1_ISREGi (i=0-3)	Interrupt Signalling Register i	008110 <sub>H</sub> +i*400 H	See Family Spec
CAN0_GRINT1i (i=0-3)	Interrupt routing for Groups 1 i	008114 <sub>H</sub> +i*400 H	See Family Spec
CAN1_GRINT1i (i=0-3)	Interrupt routing for Groups 1 i	008114 <sub>H</sub> +i*400 H	See Family Spec
CAN0_GRINT2i (i=0-3)	Interrupt routing for Groups 2 i	008118 <sub>H</sub> +i*400 H	See Family Spec
CAN1_GRINT2i (i=0-3)	Interrupt routing for Groups 2 i	008118 <sub>H</sub> +i*400 H	See Family Spec
CAN0_NTCCRi (i=0-3)	Node i Timer Clock Control Register	008120 <sub>H</sub> +i*400 H	See Family Spec
CAN1_NTCCRi (i=0-3)	Node i Timer Clock Control Register	008120 <sub>H</sub> +i*400 H	See Family Spec
CAN0_NTATTRi (i=0-3)	Node i Timer A Transmit Trigger Register	008124 <sub>H</sub> +i*400 H	See Family Spec
CAN1_NTATTRi (i=0-3)	Node i Timer A Transmit Trigger Register	008124 <sub>H</sub> +i*400 H	See Family Spec

## CAN Interface (MCMCAN)

Table 290 Register Overview - CAN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CAN0_NTBTTri (i=0-3)	Node i Timer B Transmit Trigger Register	008128 <sub>H</sub> +i*400 H	See Family Spec
CAN1_NTBTTri (i=0-3)	Node i Timer B Transmit Trigger Register	008128 <sub>H</sub> +i*400 H	See Family Spec
CAN0_NTCTTri (i=0-3)	Node i Timer C Transmit Trigger Register	00812C <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN1_NTCTTri (i=0-3)	Node i Timer C Transmit Trigger Register	00812C <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN0_NTRTRi (i=0-3)	Node i Timer Receive Timeout Register	008130 <sub>H</sub> +i*400 H	See Family Spec
CAN1_NTRTRi (i=0-3)	Node i Timer Receive Timeout Register	008130 <sub>H</sub> +i*400 H	See Family Spec
CAN0_NPCRi (i=0-3)	Node i Port Control Register	008140 <sub>H</sub> +i*400 H	See Family Spec
CAN1_NPCRi (i=0-3)	Node i Port Control Register	008140 <sub>H</sub> +i*400 H	See Family Spec
CAN0_CRELi (i=0-3)	Core Release Register i	008200 <sub>H</sub> +i*400 H	See Family Spec
CAN1_CRELi (i=0-3)	Core Release Register i	008200 <sub>H</sub> +i*400 H	See Family Spec
CAN0_ENDNi (i=0-3)	Endian Register i	008204 <sub>H</sub> +i*400 H	See Family Spec
CAN1_ENDNi (i=0-3)	Endian Register i	008204 <sub>H</sub> +i*400 H	See Family Spec
CAN0_DBTPi (i=0-3)	Data Bit Timing & Prescaler Register i	00820C <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN1_DBTPi (i=0-3)	Data Bit Timing & Prescaler Register i	00820C <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec



## CAN Interface (MCMCAN)

Table 290 Register Overview - CAN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CAN0_TESTi (i=0-3)	Test Register i	008210 <sub>H</sub> +i*400 H	See Family Spec
CAN1_TESTi (i=0-3)	Test Register i	008210 <sub>H</sub> +i*400 H	See Family Spec
CAN0_RWDi (i=0-3)	RAM Watchdog i	008214 <sub>H</sub> +i*400 H	See Family Spec
CAN1_RWDi (i=0-3)	RAM Watchdog i	008214 <sub>H</sub> +i*400 H	See Family Spec
CAN0_CCCRi (i=0-3)	CC Control Register i	008218 <sub>H</sub> +i*400 H	See Family Spec
CAN1_CCCRi (i=0-3)	CC Control Register i	008218 <sub>H</sub> +i*400 H	See Family Spec
CAN0_NBTPi (i=0-3)	Nominal Bit Timing & Prescaler Register i	00821C <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN1_NBTPi (i=0-3)	Nominal Bit Timing & Prescaler Register i	00821C <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN0_TSCCi (i=0-3)	Timestamp Counter Configuration i	008220 <sub>H</sub> +i*400 H	See Family Spec
CAN1_TSCCi (i=0-3)	Timestamp Counter Configuration i	008220 <sub>H</sub> +i*400 H	See Family Spec
CAN0_TSCVi (i=0-3)	Timestamp Counter Value i	008224 <sub>H</sub> +i*400 H	See Family Spec
CAN1_TSCVi (i=0-3)	Timestamp Counter Value i	008224 <sub>H</sub> +i*400 H	See Family Spec
CAN0_TOCCi (i=0-3)	Timeout Counter Configuration i	008228 <sub>H</sub> +i*400 H	See Family Spec
CAN1_TOCCi (i=0-3)	Timeout Counter Configuration i	008228 <sub>H</sub> +i*400 H	See Family Spec

## CAN Interface (MCMCAN)

Table 290 Register Overview - CAN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CAN0_TOCVi (i=0-3)	Timeout Counter Value i	00822C <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN1_TOCVi (i=0-3)	Timeout Counter Value i	00822C <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN0_ECRi (i=0-3)	Error Counter Register i	008240 <sub>H</sub> +i*400 H	See Family Spec
CAN1_ECRi (i=0-3)	Error Counter Register i	008240 <sub>H</sub> +i*400 H	See Family Spec
CAN0_PSRi (i=0-3)	Protocol Status Register i	008244 <sub>H</sub> +i*400 H	See Family Spec
CAN1_PSRi (i=0-3)	Protocol Status Register i	008244 <sub>H</sub> +i*400 H	See Family Spec
CAN0_TDCRi (i=0-3)	Transmitter Delay Compensation Register i	008248 <sub>H</sub> +i*400 H	See Family Spec
CAN1_TDCRi (i=0-3)	Transmitter Delay Compensation Register i	008248 <sub>H</sub> +i*400 H	See Family Spec
CAN0_IRi (i=0-3)	Interrupt Register i	008250 <sub>H</sub> +i*400 H	See Family Spec
CAN1_IRi (i=0-3)	Interrupt Register i	008250 <sub>H</sub> +i*400 H	See Family Spec
CAN0_IEi (i=0-3)	Interrupt Enable i	008254 <sub>H</sub> +i*400 H	See Family Spec
CAN1_IEi (i=0-3)	Interrupt Enable i	008254 <sub>H</sub> +i*400 H	See Family Spec
CAN0_GFCi (i=0-3)	Global Filter Configuration i	008280 <sub>H</sub> +i*400 H	See Family Spec
CAN1_GFCi (i=0-3)	Global Filter Configuration i	008280 <sub>H</sub> +i*400 H	See Family Spec

## CAN Interface (MCMCAN)

Table 290 Register Overview - CAN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CAN0_SIDFCi (i=0-3)	Standard ID Filter Configuration i	008284 <sub>H</sub> +i*400 H	See Family Spec
CAN1_SIDFCi (i=0-3)	Standard ID Filter Configuration i	008284 <sub>H</sub> +i*400 H	See Family Spec
CAN0_XIDFCi (i=0-3)	Extended ID Filter Configuration i	008288 <sub>H</sub> +i*400 H	See Family Spec
CAN1_XIDFCi (i=0-3)	Extended ID Filter Configuration i	008288 <sub>H</sub> +i*400 H	See Family Spec
CAN0_XIDAMi (i=0-3)	Extended ID AND Mask i	008290 <sub>H</sub> +i*400 H	See Family Spec
CAN1_XIDAMi (i=0-3)	Extended ID AND Mask i	008290 <sub>H</sub> +i*400 H	See Family Spec
CAN0_HPMSi (i=0-3)	High Priority Message Status i	008294 <sub>H</sub> +i*400 H	See Family Spec
CAN1_HPMSi (i=0-3)	High Priority Message Status i	008294 <sub>H</sub> +i*400 H	See Family Spec
CAN0_NDAT1i (i=0-3)	New Data 1 i	008298 <sub>H</sub> +i*400 H	See Family Spec
CAN1_NDAT1i (i=0-3)	New Data 1 i	008298 <sub>H</sub> +i*400 H	See Family Spec
CAN0_NDAT2i (i=0-3)	New Data 2 i	00829C <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN1_NDAT2i (i=0-3)	New Data 2 i	00829C <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN0_RXF0Ci (i=0-3)	Rx FIFO 0 Configuration i	0082A0 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN1_RXF0Ci (i=0-3)	Rx FIFO 0 Configuration i	0082A0 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec

## CAN Interface (MCMCAN)

Table 290 Register Overview - CAN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CAN0_RXF0Si (i=0-3)	Rx FIFO 0 Status i	0082A4 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN1_RXF0Si (i=0-3)	Rx FIFO 0 Status i	0082A4 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN0_RXF0Ai (i=0-3)	Rx FIFO 0 Acknowledge i	0082A8 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN1_RXF0Ai (i=0-3)	Rx FIFO 0 Acknowledge i	0082A8 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN0_RXBCi (i=0-3)	Rx Buffer Configuration i	0082AC <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN1_RXBCi (i=0-3)	Rx Buffer Configuration i	0082AC <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN0_RXF1Ci (i=0-3)	Rx FIFO 1 Configuration i	0082B0 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN1_RXF1Ci (i=0-3)	Rx FIFO 1 Configuration i	0082B0 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN0_RXF1Si (i=0-3)	Rx FIFO 1 Status i	0082B4 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN1_RXF1Si (i=0-3)	Rx FIFO 1 Status i	0082B4 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN0_RXF1Ai (i=0-3)	Rx FIFO 1 Acknowledge i	0082B8 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN1_RXF1Ai (i=0-3)	Rx FIFO 1 Acknowledge i	0082B8 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN0_RXESCi (i=0-3)	Rx Buffer/FIFO Element Size Configuration i	0082BC <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN1_RXESCi (i=0-3)	Rx Buffer/FIFO Element Size Configuration i	0082BC <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec

## CAN Interface (MCMCAN)

Table 290 Register Overview - CAN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CAN0_TXBCi (i=0-3)	Tx Buffer Configuration i	0082C0 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN1_TXBCi (i=0-3)	Tx Buffer Configuration i	0082C0 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN0_TXFQSi (i=0-3)	Tx FIFO/Queue Status i	0082C4 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN1_TXFQSi (i=0-3)	Tx FIFO/Queue Status i	0082C4 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN0_TXESCi (i=0-3)	Tx Buffer Element Size Configuration i	0082C8 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN1_TXESCi (i=0-3)	Tx Buffer Element Size Configuration i	0082C8 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN0_TXBRPi (i=0-3)	Tx Buffer Request Pending i	0082CC <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN1_TXBRPi (i=0-3)	Tx Buffer Request Pending i	0082CC <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN0_TXBARi (i=0-3)	Tx Buffer Add Request i	0082D0 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN1_TXBARi (i=0-3)	Tx Buffer Add Request i	0082D0 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN0_TXBCRi (i=0-3)	Tx Buffer Cancellation Request i	0082D4 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN1_TXBCRi (i=0-3)	Tx Buffer Cancellation Request i	0082D4 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN0_TXBTOi (i=0-3)	Tx Buffer Transmission Occurred i	0082D8 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN1_TXBTOi (i=0-3)	Tx Buffer Transmission Occurred i	0082D8 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec

## CAN Interface (MCMCAN)

Table 290 Register Overview - CAN (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
CAN0_TXBCFi (i=0-3)	Tx Buffer Cancellation Finished i	0082DC <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN1_TXBCFi (i=0-3)	Tx Buffer Cancellation Finished i	0082DC <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN0_TXBTIEi (i=0-3)	Tx Buffer Transmission Interrupt Enable i	0082E0 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN1_TXBTIEi (i=0-3)	Tx Buffer Transmission Interrupt Enable i	0082E0 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN0_TXBCIEi (i=0-3)	Tx Buffer Cancellation Finished Interrupt Enable i	0082E4 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN1_TXBCIEi (i=0-3)	Tx Buffer Cancellation Finished Interrupt Enable i	0082E4 <sub>H</sub> +i*40 0 <sub>H</sub>	See Family Spec
CAN0_TXEFCi (i=0-3)	Tx Event FIFO Configuration i	0082F0 <sub>H</sub> +i*400 H	See Family Spec
CAN1_TXEFCi (i=0-3)	Tx Event FIFO Configuration i	0082F0 <sub>H</sub> +i*400 H	See Family Spec
CAN0_TXEFSi (i=0-3)	Tx Event FIFO Status i	0082F4 <sub>H</sub> +i*400 H	See Family Spec
CAN1_TXEFSi (i=0-3)	Tx Event FIFO Status i	0082F4 <sub>H</sub> +i*400 H	See Family Spec
CAN0_TXEFAi (i=0-3)	Tx Event FIFO Acknowledge i	0082F8 <sub>H</sub> +i*400 H	See Family Spec
CAN1_TXEFAi (i=0-3)	Tx Event FIFO Acknowledge i	0082F8 <sub>H</sub> +i*400 H	See Family Spec

## CAN Interface (MCMCAN)

### 38.3 TC35x Specific Registers

#### 38.3.1 Bus Interface

##### Module Control Register

The Module Control Register MCR contains basic settings that determine the operation of the MCMCAN module. The write access to the lowest byte of the MCR register becomes only valid, if and only if, MCR.CCCE and MCR.CI are already set during write access. To switch the clocks on or off, the bits of MCR.CCCE and MCR.CI have to be reset afterwards. Before this sequence hasn't taken place, no write access to the corresponding nodes, can be done.

*Note: If the baud rate logic is supplied from an unstable clock source, or no clock at all, the CAN functionality is not guaranteed.*

To be able to change the clock settings the following programming sequence needs to be met:

```
uwTemp = CANn_MCR.U;
uwTemp |= (0xC0000000 | CLKSELx);
CANn_MCR.U = uwTemp;
uwTemp &= ~0xC0000000;
CANn_MCR.U = uwTemp;
```

The clock settings for CAN nodes becomes active.

To be able to start the RAM initialization, the following programming sequence need to be met:

```
CANn_MCR |= 0xC0000000;
Wait until CANn_MCR.RBUSY is 0b
Set CANn_MCR.RINIT to 0b
Set CANn_MCR.RINIT to 1b
Dummy read CANn_MCR
Wait until CANn_MCR.RBUSY is 0b
Set CANn_MCR.RINIT to 0b
CANn_MCR &= ~0xC0000000;
RAM initialization is finished
```

##### CAN1\_MCR

##### Module Control Register

(008030<sub>H</sub>)

Application Reset Value: 0000 0000<sub>H</sub>

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>CCCE</b>	<b>CI</b>	<b>RINIT</b>	<b>RBUSY</b>				<b>0</b>					<b>0</b>			
rw	rw	rw	rh				r					r			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			<b>0</b>					<b>CLKSEL3</b>		<b>CLKSEL2</b>		<b>CLKSEL1</b>		<b>CLKSEL0</b>	
			r					rw		rw		rw		rw	

## CAN Interface (MCMCAN)

Field	Bits	Type	Description
<b>CLKSEL0</b>	1:0	rw	<b>Clock Select 0</b> This bitfield is MCR.CI and MCR.CCCE protected. 00 <sub>B</sub> No clock supplied 01 <sub>B</sub> The asynchronous clock source is switched on 10 <sub>B</sub> The synchronous clock source is switched on 11 <sub>B</sub> Both clock sources are switched on
<b>CLKSEL1</b>	3:2	rw	<b>Clock Select 1</b> This bitfield is MCR.CI and MCR.CCCE protected. 00 <sub>B</sub> No clock supplied 01 <sub>B</sub> The asynchronous clock source is switched on 10 <sub>B</sub> The synchronous clock source is switched on 11 <sub>B</sub> Both clock sources are switched on
<b>CLKSEL2</b>	5:4	rw	<b>Clock Select 2</b> This bitfield is MCR.CI and MCR.CCCE protected. 00 <sub>B</sub> No clock supplied 01 <sub>B</sub> The asynchronous clock source is switched on 10 <sub>B</sub> The synchronous clock source is switched on 11 <sub>B</sub> Both clock sources are switched on
<b>CLKSEL3</b>	7:6	rw	<b>Clock Select 3</b> This bitfield is MCR.CI and MCR.CCCE protected. 00 <sub>B</sub> No clock supplied 01 <sub>B</sub> The asynchronous clock source is switched on 10 <sub>B</sub> The synchronous clock source is switched on 11 <sub>B</sub> Both clock sources are switched on
<b>RBUSY</b>	28	rh	<b>RAM BUSY</b> This bit shows that the RAM Initialization is running. This bit is set back to 0b by hardware when the RAM initialization is completed.
<b>RINIT</b>	29	rw	<b>RAM Init</b> This bit is MCR.CI and MCR.CCCE protected. This bit starts the initialization of the RAM block to all 0x0. The RAM initialization is started only when this bit is changed from 0b to 1b and also RBUSY is 0b.
<b>CI</b>	30	rw	<b>Change Init</b> Needs to be set to enable and disable clocks. 0 <sub>B</sub> Change Init disabled 1 <sub>B</sub> Change Init enabled (takes effect with CCCE:=1)
<b>CCCE</b>	31	rw	<b>Clock and RAM Change Enable</b> Needs to be set to enable and disable the clocks. 0 <sub>B</sub> Clock and RAM Change disabled 1 <sub>B</sub> Clock and RAM Change enabled (takes effect with CI:=1)
<b>0</b>	23:8, 27:24	r	<b>Reserved</b> Shall read 0; shall be written with 0.

## 38.4 Connectivity



## CAN Interface (MCMCAN)

Table 291 Connections of CAN0

Interface Signals	connects		Description
CAN0:DSTDBG	from	DMU:SCU_ENTERED_DE ST_DBG	Destructive Debug entered
CAN0:DXSCLK	to	TCU:dxs_clk	DXS Clock, DAP module clock
CAN0:INT(5:0)	to	HSM:EXT_INT(18:13)	CAN interrupt request
CAN0:INT(12)	to	CCU61:CC61IND	CAN interrupt request
CAN0:INT(15)	to	CCU61:T13HRE	CAN interrupt request
CAN0:STM0_SR0_INT	from	STM0:SR0_INT	System Timer Service Request 0
CAN0:STM0_SR1_INT	from	STM0:SR1_INT	System Timer Service Request 1
CAN0:STM1_SR0_INT	from	STM1:SR0_INT	System Timer Service Request 0
CAN0:STM1_SR1_INT	from	STM1:SR1_INT	System Timer Service Request 1
CAN0:STM2_SR0_INT	from	STM2:SR0_INT	System Timer Service Request 0
CAN0:STM2_SR1_INT	from	STM2:SR1_INT	System Timer Service Request 1
CAN0:INT(15:0)	to	INT:mcmcan0.INT(15:0)	CAN Service Request

Table 292 Connections of CAN00

Interface Signals	connects		Description
CAN00:RXDA	from	P02.1:IN	CAN receive input node 0
CAN00:RXDB	from	P20.7:IN	CAN receive input node 0
CAN00:RXDC	from	P12.0:IN	CAN receive input node 0
CAN00:RXDD	from	P33.12:IN	CAN receive input node 0
CAN00:RXDE	from	P33.7:IN	CAN receive input node 0
CAN00:RXDG	from	P34.2:IN	CAN receive input node 0
CAN00:TXD	to	IOM:MON2(5)	CAN transmit output node 0
		IOM:REF2(5)	
		P02.0:ALT(5)	
		P12.1:ALT(5)	
		P20.8:ALT(5)	
		P33.8:ALT(5)	
		P33.13:ALT(5)	
		P34.1:ALT(4)	

Table 293 Connections of CAN01

Interface Signals	connects		Description
CAN01:RXDA	from	P15.3:IN	CAN receive input node 1
CAN01:RXDB	from	P14.1:IN	CAN receive input node 1
CAN01:RXDD	from	P33.10:IN	CAN receive input node 1

## CAN Interface (MCMCAN)

**Table 293 Connections of CAN01 (cont'd)**

Interface Signals	connects		Description
CAN01:TXD	to	IOM:MON2(6)	CAN transmit output node 1
		IOM:REF2(6)	
		P14.0:ALT(5)	
		P15.2:ALT(5)	
		P33.9:ALT(5)	

**Table 294 Connections of CAN1**

Interface Signals	connects		Description
CAN1:DSTDBG	from	DMU:SCU_ENTERED_DE ST_DBG	Destructive Debug entered
CAN1:STM0_SR0_INT	from	STM0:SR0_INT	System Timer Service Request 0
CAN1:STM0_SR1_INT	from	STM0:SR1_INT	System Timer Service Request 1
CAN1:STM1_SR0_INT	from	STM1:SR0_INT	System Timer Service Request 0
CAN1:STM1_SR1_INT	from	STM1:SR1_INT	System Timer Service Request 1
CAN1:STM2_SR0_INT	from	STM2:SR0_INT	System Timer Service Request 0
CAN1:STM2_SR1_INT	from	STM2:SR1_INT	System Timer Service Request 1
CAN1:INT(15:0)	to	INT:mcmcan1.INT(15:0)	CAN Service Request

**Table 295 Connections of CAN02**

Interface Signals	connects		Description
CAN02:RXDA	from	P15.1:IN	CAN receive input node 2
CAN02:RXDB	from	P02.3:IN	CAN receive input node 2
CAN02:RXDC	from	P32.6:IN	CAN receive input node 2
CAN02:RXDD	from	P14.8:IN	CAN receive input node 2
CAN02:RXDE	from	P10.2:IN	CAN receive input node 2
CAN02:TXD	to	IOM:MON2(7)	CAN transmit output node 2
		IOM:REF2(7)	
		P02.2:ALT(5)	
		P10.3:ALT(6)	
		P14.10:ALT(5)	
		P15.0:ALT(5)	
		P32.5:ALT(6)	

**Table 296 Connections of CAN03**

Interface Signals	connects		Description
CAN03:RXDA	from	P00.3:IN	CAN receive input node 3
CAN03:RXDB	from	P32.2:IN	CAN receive input node 3
CAN03:RXDC	from	P20.0:IN	CAN receive input node 3

## CAN Interface (MCMCAN)

Table 296 Connections of CAN03 (cont'd)

Interface Signals	connects		Description
CAN03:RXDD	from	P11.10:IN	CAN receive input node 3
CAN03:RXDE	from	P20.9:IN	CAN receive input node 3
CAN03:TXD	to	IOM:MON2(8)	CAN transmit output node 3
		IOM:REF2(8)	
		P00.2:ALT(5)	
		P11.12:ALT(5)	
		P20.3:ALT(5)	
		P20.10:ALT(5)	
		P32.3:ALT(5)	

Table 297 Connections of CAN10

Interface Signals	connects		Description
CAN10:RXDA	from	P00.1:IN	CAN receive input node 0
CAN10:RXDB	from	P14.7:IN	CAN receive input node 0
CAN10:RXDC	from	P23.0:IN	CAN receive input node 0
CAN10:TXD	to	P00.0:ALT(5)	CAN transmit output node 0
		P14.9:ALT(4)	
		P23.1:ALT(5)	

Table 298 Connections of CAN11

Interface Signals	connects		Description
CAN11:RXDA	from	P02.4:IN	CAN receive input node 1
CAN11:RXDB	from	P00.5:IN	CAN receive input node 1
CAN11:RXDD	from	P11.7:IN	CAN receive input node 1
CAN11:TXD	to	P00.4:ALT(3)	CAN transmit output node 1
		P02.5:ALT(2)	
		P11.0:ALT(5)	

Table 299 Connections of CAN12

Interface Signals	connects		Description
CAN12:RXDA	from	P20.6:IN	CAN receive input node 2
CAN12:RXDB	from	P10.8:IN	CAN receive input node 2
CAN12:RXDC	from	P23.3:IN	CAN receive input node 2
CAN12:RXDD	from	P11.8:IN	CAN receive input node 2
CAN12:TXD	to	P10.7:ALT(6)	CAN transmit output node 2
		P11.1:ALT(5)	
		P20.7:ALT(5)	
		P23.2:ALT(5)	

## CAN Interface (MCMCAN)

**Table 300 Connections of CAN13**

Interface Signals	connects		Description
CAN13:RXDA	from	P14.7:IN	CAN receive input node 3
CAN13:RXDB	from	P33.5:IN	CAN receive input node 3
CAN13:RXDC	from	P22.5:IN	CAN receive input node 3
CAN13:RXDD	from	P11.13:IN	CAN receive input node 3
CAN13:TXD	to	P11.4:ALT(5)	CAN transmit output node 3
		P14.6:ALT(4)	
		P22.4:ALT(6)	
		P33.4:ALT(7)	

**Note:** For the connectivity of the MCMCAN module to the STM module, please refer to the User Manual, chapter MCMCAN User Interface under CAN Transmit Trigger Inputs section.

## 38.5 Revision History

**Table 301 Revision History**

Reference	Change to Previous Version	Comment
<b>V1.19.8</b>		
<a href="#">Page 1</a>	Update of “specific configuration of CAN” table.	
<a href="#">Page 12</a>	CAN_MCR register bit field “reserved” fixed.	
<b>V1.19.9</b>		
	No change.	
<b>V1.19.10</b>		
<a href="#">Page 17</a>	Added note at the end of connections tables.	
<b>V1.19.11</b>		
–	No functional changes.	
<b>V1.19.12</b>		
<a href="#">Page 1</a>	Update of “specific configuration of CAN” table.	
<b>V1.19.13</b>		
<a href="#">Page 12</a>	Updated information on bit implementation in A-step.	

### 39 FlexRay™ Protocol Controller (E-Ray)

Text with reference to family spec.

#### 39.1 TC35x Specific IP Configuration

No product specific configuration for ERAY

## FlexRay™ Protocol Controller (E-Ray)

## 39.2 TC35x Specific Register Set

## Register Address Space Table

Table 302 Register Address Space - ERAY

Module	Base Address	End Address	Note
ERAY0	F001C000 <sub>H</sub>	F001CFFF <sub>H</sub>	FPI slave interface

## Register Overview Table

Table 303 Register Overview - ERAY (ascending Offset Address)

Short Name	Long Name	Offset Address	Page Number
ERAY0_CLC	Clock Control Register	0000 <sub>H</sub>	See Family Spec
ERAY0_CUST1	Busy and Input Buffer Control Register	0004 <sub>H</sub>	See Family Spec
ERAY0_ID	Module Identification Register	0008 <sub>H</sub>	See Family Spec
ERAY0_CUST3	Customer Interface Timeout Counter Register	000C <sub>H</sub>	See Family Spec
ERAY0_TEST1	Test Register 1	0010 <sub>H</sub>	See Family Spec
ERAY0_TEST2	Test Register 2	0014 <sub>H</sub>	See Family Spec
ERAY0_LCK	Lock Register	001C <sub>H</sub>	See Family Spec
ERAY0_EIR	Error Service Request Select Register	0020 <sub>H</sub>	See Family Spec
ERAY0_SIR	Status Service Request Register	0024 <sub>H</sub>	See Family Spec
ERAY0_EILS	Error Service Request Line Select	0028 <sub>H</sub>	See Family Spec

## FlexRay™ Protocol Controller (E-Ray)

Table 303 Register Overview - ERAY (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
ERAY0_SILS	Status Service Request Line Select	002C <sub>H</sub>	See Family Spec
ERAY0_EIES	Error Service Request Enable Set	0030 <sub>H</sub>	See Family Spec
ERAY0_EIER	Error Service Request Enable Reset	0034 <sub>H</sub>	See Family Spec
ERAY0_SIES	Status Service Request Enable Set	0038 <sub>H</sub>	See Family Spec
ERAY0_SIER	Status Service Request Enable Reset	003C <sub>H</sub>	See Family Spec
ERAY0_ILE	Service Request Line Enable	0040 <sub>H</sub>	See Family Spec
ERAY0_T0C	Timer 0 Configuration	0044 <sub>H</sub>	See Family Spec
ERAY0_T1C	Timer 1 Configuration	0048 <sub>H</sub>	See Family Spec
ERAY0_STPW1	Stop Watch Register 1	004C <sub>H</sub>	See Family Spec
ERAY0_STPW2	Stop Watch Register 2	0050 <sub>H</sub>	See Family Spec
ERAY0_SUCC1	SUC Configuration Register 1	0080 <sub>H</sub>	See Family Spec
ERAY0_SUCC2	SUC Configuration Register 2	0084 <sub>H</sub>	See Family Spec
ERAY0_SUCC3	SUC Configuration Register 3	0088 <sub>H</sub>	See Family Spec
ERAY0_NEMC	NEM Configuration Register	008C <sub>H</sub>	See Family Spec

## FlexRay™ Protocol Controller (E-Ray)

Table 303 Register Overview - ERAY (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
ERAY0_PRTC1	PRT Configuration Register 1	0090 <sub>H</sub>	See Family Spec
ERAY0_PRTC2	PRT Configuration Register 2	0094 <sub>H</sub>	See Family Spec
ERAY0_MHDC	MHD Configuration Register	0098 <sub>H</sub>	See Family Spec
ERAY0_GTUC01	GTU Configuration Register 1	00A0 <sub>H</sub>	See Family Spec
ERAY0_GTUC02	GTU Configuration Register 2	00A4 <sub>H</sub>	See Family Spec
ERAY0_GTUC03	GTU Configuration Register 3	00A8 <sub>H</sub>	See Family Spec
ERAY0_GTUC04	GTU Configuration Register 4	00AC <sub>H</sub>	See Family Spec
ERAY0_GTUC05	GTU Configuration Register 5	00B0 <sub>H</sub>	See Family Spec
ERAY0_GTUC06	GTU Configuration Register 6	00B4 <sub>H</sub>	See Family Spec
ERAY0_GTUC07	GTU Configuration Register 7	00B8 <sub>H</sub>	See Family Spec
ERAY0_GTUC08	GTU Configuration Register 8	00BC <sub>H</sub>	See Family Spec
ERAY0_GTUC09	GTU Configuration Register 9	00C0 <sub>H</sub>	See Family Spec
ERAY0_GTUC10	GTU Configuration Register 10	00C4 <sub>H</sub>	See Family Spec
ERAY0_GTUC11	GTU Configuration Register 11	00C8 <sub>H</sub>	See Family Spec



## FlexRay™ Protocol Controller (E-Ray)

Table 303 Register Overview - ERAY (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
ERAY0_CCSV	Communication Controller Status Vector	0100 <sub>H</sub>	See Family Spec
ERAY0_CCEV	Communication Controller Error Vector	0104 <sub>H</sub>	See Family Spec
ERAY0_SCV	Slot Counter Value	0110 <sub>H</sub>	See Family Spec
ERAY0_MTCCV	Macrotick and Cycle Counter Value	0114 <sub>H</sub>	See Family Spec
ERAY0_RCV	Rate Correction Value	0118 <sub>H</sub>	See Family Spec
ERAY0_OCV	Offset Correction Value	011C <sub>H</sub>	See Family Spec
ERAY0_SFS	SYNC Frame Status	0120 <sub>H</sub>	See Family Spec
ERAY0_SWNIT	Symbol Window and Network Idle Time Status	0124 <sub>H</sub>	See Family Spec
ERAY0_ACS	Aggregated Channel Status	0128 <sub>H</sub>	See Family Spec
ERAY0_ESIDn (n=01-15)	Even Sync ID Symbol Window n	0130 <sub>H</sub> +(n-1)*4	See Family Spec
ERAY0_OSIDn (n=01-15)	Odd Sync ID Symbol Window n	0170 <sub>H</sub> +(n-1)*4	See Family Spec
ERAY0_NMVx (x=1-3)	Network Management Vector x	01B0 <sub>H</sub> +(x-1)*4	See Family Spec
ERAY0_MRC	Message RAM Configuration	0300 <sub>H</sub>	See Family Spec
ERAY0_FRF	FIFO Rejection Filter	0304 <sub>H</sub>	See Family Spec

## FlexRay™ Protocol Controller (E-Ray)

**Table 303 Register Overview - ERAY (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Page Number
ERAY0_FRFM	FIFO Rejection Filter Mask	0308 <sub>H</sub>	See Family Spec
ERAY0_FCL	FIFO Critical Level	030C <sub>H</sub>	See Family Spec
ERAY0_MHDS	Message Handler Status	0310 <sub>H</sub>	See Family Spec
ERAY0_LDTS	Last Dynamic Transmit Slot	0314 <sub>H</sub>	See Family Spec
ERAY0_FSR	FIFO Status Register	0318 <sub>H</sub>	See Family Spec
ERAY0_MHDF	Message Handler Constraints Flags	031C <sub>H</sub>	See Family Spec
ERAY0_TXRQ1	Transmission Request Register 1	0320 <sub>H</sub>	See Family Spec
ERAY0_TXRQ2	Transmission Request Register 2	0324 <sub>H</sub>	See Family Spec
ERAY0_TXRQ3	Transmission Request Register 3	0328 <sub>H</sub>	See Family Spec
ERAY0_TXRQ4	Transmission Request Register 4	032C <sub>H</sub>	See Family Spec
ERAY0_NDAT1	New Data Register 1	0330 <sub>H</sub>	See Family Spec
ERAY0_NDAT2	New Data Register 2	0334 <sub>H</sub>	See Family Spec
ERAY0_NDAT3	New Data Register 3	0338 <sub>H</sub>	See Family Spec
ERAY0_NDAT4	New Data Register 4	033C <sub>H</sub>	See Family Spec

## FlexRay™ Protocol Controller (E-Ray)

Table 303 Register Overview - ERAY (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
ERAY0_MBSC1	Message Buffer Status Changed 1	0340 <sub>H</sub>	See Family Spec
ERAY0_MBSC2	Message Buffer Status Changed 2	0344 <sub>H</sub>	See Family Spec
ERAY0_MBSC3	Message Buffer Status Changed 3	0348 <sub>H</sub>	See Family Spec
ERAY0_MBSC4	Message Buffer Status Changed 4	034C <sub>H</sub>	See Family Spec
ERAY0_NDIC1	New Data Interrupt Control 1	03A8 <sub>H</sub>	See Family Spec
ERAY0_NDIC2	New Data Interrupt Control 2	03AC <sub>H</sub>	See Family Spec
ERAY0_NDIC3	New Data Interrupt Control 3	03B0 <sub>H</sub>	See Family Spec
ERAY0_NDIC4	New Data Interrupt Control 4	03B4 <sub>H</sub>	See Family Spec
ERAY0_MSIC1	Message Buffer Status Changed Interrupt Control 1	03B8 <sub>H</sub>	See Family Spec
ERAY0_MSIC2	Message Buffer Status Changed Interrupt Control 2	03BC <sub>H</sub>	See Family Spec
ERAY0_MSIC3	Message Buffer Status Changed Interrupt Control 3	03C0 <sub>H</sub>	See Family Spec
ERAY0_MSIC4	Message Buffer Status Changed Interrupt Control 4	03C4 <sub>H</sub>	See Family Spec
ERAY0_CREL	Core Release Register	03F0 <sub>H</sub>	See Family Spec
ERAY0_ENDN	Endian Register	03F4 <sub>H</sub>	See Family Spec

## FlexRay™ Protocol Controller (E-Ray)

Table 303 Register Overview - ERAY (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Page Number
ERAY0_WRDSn (n=01-64)	Write Data Section n	0400 <sub>H</sub> +(n-1)*4	See Family Spec
ERAY0_WRHS1	Write Header Section 1	0500 <sub>H</sub>	See Family Spec
ERAY0_WRHS2	Write Header Section 2	0504 <sub>H</sub>	See Family Spec
ERAY0_WRHS3	Write Header Section 3	0508 <sub>H</sub>	See Family Spec
ERAY0_IBCM	Input Buffer Command Mask	0510 <sub>H</sub>	See Family Spec
ERAY0_IBCR	Input Buffer Command Request	0514 <sub>H</sub>	See Family Spec
ERAY0_RDDSn (n=01-64)	Read Data Section n	0600 <sub>H</sub> +(n-1)*4	See Family Spec
ERAY0_RDHS1	Read Header Section 1	0700 <sub>H</sub>	See Family Spec
ERAY0_RDHS2	Read Header Section 2	0704 <sub>H</sub>	See Family Spec
ERAY0_RDHS3	Read Header Section 3	0708 <sub>H</sub>	See Family Spec
ERAY0_MBS	Message Buffer Status	070C <sub>H</sub>	See Family Spec
ERAY0_OBCM	Output Buffer Command Mask	0710 <sub>H</sub>	See Family Spec
ERAY0_OBCR	Output Buffer Command Request	0714 <sub>H</sub>	See Family Spec
ERAY0_OTSS	OCDS Trigger Set Select	0870 <sub>H</sub>	See Family Spec

## FlexRay™ Protocol Controller (E-Ray)

**Table 303 Register Overview - ERAY (ascending Offset Address)** (cont'd)

Short Name	Long Name	Offset Address	Page Number
ERAY0_OCS	OCDS Control and Status	08E8 <sub>H</sub>	See Family Spec
ERAY0_KRSTCLR	Kernel Reset Status Clear Register	08EC <sub>H</sub>	See Family Spec
ERAY0_KRST1	Kernel Reset Register 1	08F0 <sub>H</sub>	See Family Spec
ERAY0_KRST0	Kernel Reset Register 0	08F4 <sub>H</sub>	See Family Spec
ERAY0_ACCEN0	Access Enable Register 0	08FC <sub>H</sub>	See Family Spec

**39.3 TC35x Specific Registers**

No deviations from the Family Spec

**39.4 Connectivity****Table 304 Connections of ERAY0**

Interface Signals	connects		Description
ERAY0:MT	to	CCU:eray_mt	Macrotick-clock from CC (synchronous to fpi clock)
		SCU:E_REQ2(3)	
ERAY0:RXDA0	from	P14.8:IN	Receive Channel A0
ERAY0:RXDA1	from	P11.9:IN	Receive Channel A1
ERAY0:RXDA2	from	P02.1:IN	Receive Channel A2
ERAY0:RXDA3	from	P14.1:IN	Receive Channel A3
ERAY0:RXDB0	from	P14.7:IN	Receive Channel B0
ERAY0:RXDB1	from	P11.10:IN	Receive Channel B1
ERAY0:RXDB2	from	P02.3:IN	Receive Channel B2
ERAY0:RXDB3	from	P14.1:IN	Receive Channel B3
ERAY0:STPWT(3:0)	from	SCU:E_PDOUT(3:0)	StoP Watch Trigger signal
ERAY0:TINT0	to	CAN0:ttc_ectt(5)	Timer Interrupt 0 (high-active)
ERAY0:TINT1	to	CAN0:ttc_ectt(6)	Timer Interrupt 1 (high-active)
ERAY0:TXDA	to	P02.0:ALT(6)	Transmit Channel A
		P11.3:ALT(4)	
		P14.0:ALT(3)	
		P14.10:ALT(6)	

## FlexRay™ Protocol Controller (E-Ray)

Table 304 Connections of ERAY0 (cont'd)

Interface Signals	connects		Description
ERAY0:TXDB	to	P02.2:ALT(6)	Transmit Channel B
		P11.12:ALT(4)	
		P14.0:ALT(4)	
		P14.5:ALT(6)	
ERAY0:TXENA	to	P02.4:ALT(6)	Transmit Enable Channel A
		P11.6:ALT(4)	
		P14.9:ALT(6)	
ERAY0:TXENB	to	P02.5:ALT(6)	Transmit Enable Channel B
		P11.6:ALT(2)	
		P11.11:ALT(6)	
		P14.6:ALT(6)	
		P14.9:ALT(5)	
ERAY0:sleep_n	from	SCU:scu_syst_sleep_n	turn-off request from processor
ERAY0:INT0_INT	to	INT:eray0.INT0_INT	E-RAY Service Request 0
ERAY0:INT1_INT	to	INT:eray0.INT1_INT	E-RAY Service Request 1
ERAY0:TINT0_INT	to	INT:eray0.TINT0_INT	E-RAY Timer Interrupt 0 Service Request
ERAY0:TINT1_INT	to	INT:eray0.TINT1_INT	E-RAY Timer Interrupt 1 Service Request
ERAY0:NDAT0_INT	to	INT:eray0.NDAT0_INT	E-RAY New Data 0 Service Request
ERAY0:NDAT1_INT	to	INT:eray0.NDAT1_INT	E-RAY New Data 1 Service Request
ERAY0:MBSC0_INT	to	INT:eray0.MBSC0_INT	E-RAY Message Buffer Status Changed 0 Service Request
ERAY0:MBSC1_INT	to	INT:eray0.MBSC1_INT	E-RAY Message Buffer Status Changed 1 Service Request
ERAY0:OBUSY	to	INT:eray0.OBUSY	E-RAY Output Buffer Busy Service Request
ERAY0:IBUSY_INT	to	INT:eray0.IBUSY_INT	E-RAY Input Buffer Busy Service Request

## 39.5 Revision History

Table 305 Revision History

Reference	Change to Previous Version	Comment
<b>V3.2.9</b>		
<a href="#">Page 2</a>	Headline completed by “Specific Register Set”.	
-	No functional changes in the connectivity tables.	
<b>V3.2.10</b>		
-	No functional change.	
<b>V3.2.11</b>		
-	No functional change.	

## **40      Peripheral Sensor Interface (PSI5)**

This device doesn't contain a PSI5.

## **41      Peripheral Sensor Interface with Serial PHY Connection (PSI5-S)**

This device doesn't contain a PSI5.



## Gigabit Ethernet MAC (GETH)

## 42 Gigabit Ethernet MAC (GETH)

This document describes the GETH Interface specific appendix for the product TC35x.

### 42.1 TC35x Specific IP Configuration

No product specific configuration for GETH

### 42.2 TC35x Specific Register Set

#### Register Address Space Table

The address space for the module registers is defined in [Register Address Space Table](#).

**Table 306 Register Address Space - GETH**

Module	Base Address	End Address	Note
GETH	F001D000 <sub>H</sub>	F001F0FF <sub>H</sub>	FPI bus interface

#### Register Overview Table

**Table 307 Register Overview - GETH (ascending Offset Address)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_MAC_CONFIGURATION	MAC Configuration Register	0000 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_EXT_CONFIGURATION	MAC Extended Configuration Register	0004 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_PACKET_FILTER	MAC Packet Filter Register	0008 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_WATCHDOG_TIMEOUT	MAC Watchdog Timeout Register	000C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_VLAN_TAG_CTRL	MAC VLAN Tag Control Register	0050 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_VLAN_TAG_DATA	MAC VLAN Tag Data Register	0054 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_VLAN_TAG_FILTER_i (i=0-7)	MAC VLAN Tag Filter i Register	0054 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec

## Gigabit Ethernet MAC (GETH)

Table 307 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_MAC_VLAN_HASH_TABLE	MAC VLAN Hash Table Register	0058 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_VLAN_INCL	MAC VLAN Tag Inclusion or Replacement Register	0060 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_VLAN_INCL_Q_i (i=0-3)	MAC VLAN Tag Inclusion or Replacement Register per Queue	0060 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_INNER_VLAN_INCL_i (i=0-3)	MAC Inner VLAN Tag Inclusion or Replacement Register	0064 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_Q0_TX_FLOW_CTRL	MAC Queue 0 TX Flow Control Register	0070 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_RX_FLOW_CTRL	MAC Receive Flow Control Register	0090 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_RXQ_CTRL4	MAC Receive Queue Control 4 register	0094 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_RXQ_CTRL0	MAC Receive Queue Control 0 Register	00A0 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_RXQ_CTRL1	MAC Receive Queue Control 1 Register	00A4 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_RXQ_CTRL2	MAC Receive Queue Control 2 Register	00A8 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_INTERRUPT_STATUS	MAC Interrupt Status Register	00B0 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_INTERRUPT_ENABLE	MAC Interrupt Enable Register	00B4 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_RX_TX_STATUS	MAC Receive Transmit Status Register	00B8 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_PMT_CONTROL_STATUS	MAC PMT Control and Status Register	00C0 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec

## Gigabit Ethernet MAC (GETH)

Table 307 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_MAC_RWK_PACKET_FILTER	MAC Wake-up Packet Filter Register	00C4 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RWK_FILTER_COMMAND_0	MAC Wake-up Filter Command 0 Register	00C4 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RWK_FILTER_OFFSET_0	MAC Wake-up Filter Offset 0 Register	00C4 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RWK_FILTER_CRC_i (i=0-1)	MAC Wake-up Filter CRC i Register	00C4 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RWK_FILTER_BYTE_MASK_i (i=0-3)	MAC Wake-up i Filter Byte Mask register	00C4 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_LPI_CONTROL_STATUS	MAC LPI Control and Status Register	00D0 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_LPI_TIMERS_CONTROL	MAC LPI Timers Control Register	00D4 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_LPI_ENTRY_TIMER	MAC LPI Entry Timer Register	00D8 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_1US_TIC_COUNTER	MAC One Microsecond Tic Counter Register	00DC <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_PHY_INTERFACE_CONTROL_STATUS	MAC PHY Interface Control and Status Register	00F8 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_VERSION	MAC Version Register	0110 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_DEBUG	MAC Debug Register	0114 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_HW_FEATURE0	MAC Hardware Feature Register 0	011C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_HW_FEATURE1	MAC Hardware Feature Register 1	0120 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec

## Gigabit Ethernet MAC (GETH)

Table 307 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_MAC_HW_FEATURE2	MAC Hardware Feature Register 2	0124 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_HW_FEATURE3	MAC Hardware Feature Register 3	0128 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_MDIO_ADDRESS	MAC MDIO Address Register	0200 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_MDIO_DATA	MAC MDIO Data Register	0204 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_CSR_SW_CTRL	MAC CSR Software Controls Register	0230 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_EXT_CFG1	MAC Extended Configuration Register 1	0238 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_ADDRESS0_HIGH	MAC Address 0 High Register	0300 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_ADDRESS0_LOW	MAC Address 0 Low Register	0304 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_ADDRESSi_HIGH (i=1-31)	MAC Address i High Register	0308 <sub>H</sub> +(i-1)*8	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_ADDRESSi_LOW (i=1-31)	MAC Address i Low Register	030C <sub>H</sub> +(i-1)*8	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MMC_CONTROL	MMC Control Register	0700 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MMC_RX_INTERRUPT	MMC Receive Interrupts Register	0704 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MMC_TX_INTERRUPT	MMC Transmit Interrupts Register	0708 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MMC_RX_INTERRUPT_MASK	MMC Receive Interrupts Mask Register	070C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec

## Gigabit Ethernet MAC (GETH)

Table 307 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_MMC_TX_INTERRUPT_MASK	MMC Transmit Interrupts Mask Register	0710 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_OCTET_COUNT_GOOD_BAD	Good And Bad Transmitted Octet Count Register	0714 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_PACKET_COUNT_GOOD_BAD	Good And Bad Transmitted Packets Count Register	0718 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_BROADCAST_PACKETS_GOOD	Good Transmitted Broadcast Packets Count Register	071C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_MULTICAST_PACKETS_GOOD	Good Transmitted Multicast Packets Count Register	0720 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_64OCTETS_PACKETS_GOOD_BAD	Good And Bad 64 Octets Packets Transmitted Count Register	0724 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_65TO127OCTETS_PACKETS_GOOD_BAD	Good And Bad 65to127 Octets Packets Transmitted Count Register	0728 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_128TO255OCTETS_PACKETS_GOOD_BAD	Good And Bad 128to255 Octets Packets Transmitted Count Register	072C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_256TO511OCTETS_PACKETS_GOOD_BAD	Good And Bad 256to511 Octets Packets Transmitted Count Register	0730 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_512TO1023OCTETS_PACKETS_GOOD_BAD	Good And Bad 512to1023 Octets Packets Transmitted Count Register	0734 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_1024TO16383OCTETS_PACKETS_GOOD_BAD	Good And Bad 1024toMax Octets Packets Transmitted Count Register	0738 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_UNICAST_PACKETS_GOOD_BAD	Good Transmitted Unicast Packets Count Register	073C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_MULTICAST_PACKETS_GOOD_BAD	Good And Bad Transmitted Multicast Packets Count Register	0740 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec

## Gigabit Ethernet MAC (GETH)

Table 307 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_TX_BROADCAST_PACKETS_GOOD_BAD	Good And Bad Transmitted Broadcast Packets Count Register	0744 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_UNDERFLOW_ERROR_PACKETS	Transmitted Underflow Error Packets Count Register	0748 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_SINGLE_COLLISION_GOOD_PACKETS	Good Transmitted Single Collision Count Register	074C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_MULTIPLE_COLLISION_GOOD_PACKETS	Transmitted Multiple Collision Count Register	0750 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_DEFERRED_PACKETS	Transmitted Deferred Packets Count Register	0754 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_LATE_COLLISION_PACKETS	Transmitted Late Collision Packets Count Register	0758 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_EXCESSIVE_COLLISION_PACKETS	Transmitted Excessive Collision Packets Count Register	075C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_CARRIER_ERROR_PACKETS	Transmitted Carrier Error Packets Count Register	0760 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_OCTET_COUNT_GOOD	Good Transmitted Octet Count Register	0764 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_PACKET_COUNT_GOOD	Good Transmitted Packet Count Register	0768 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_EXCESSIVE_DEFERRAL_ERROR	Transmitted Excessive Deferral Error Count Register	076C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_PAUSE_PACKETS	Transmitted Pause Packets Count Register	0770 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_VLAN_PACKETS_GOOD	Good Transmitted VLAN Packets Count Register	0774 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_OSIZE_PACKETS_GOOD	Good Transmitted Osize Packets Count Register	0778 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec

## Gigabit Ethernet MAC (GETH)

Table 307 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_RX_PACKETS_COUNT_GOOD_BAD	Good And Bad Received Packets Count Register	0780 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_OCTETS_COUNT_GOOD_BAD	Good And Bad Received Octet Count Register	0784 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_OCTETS_COUNT_GOOD	Good Received Octet Count Register	0788 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_BROADCAST_PACKETS_GOOD	Good Received Broadcast Packets Count Register	078C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_MULTICAST_PACKETS_GOOD	Good Received Multicast Packets Count Register	0790 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_CRC_ERROR_PACKETS	Received CRC Error Packets Count Register	0794 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_ALIGNMENT_ERROR_PACKETS	Received Alignment Error Count Register	0798 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_RUNTIME_ERROR_PACKETS	Received Runtime Error Count Register	079C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_JABBER_ERROR_PACKETS	Received Jabber Error Count Register	07A0 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_UNDERSIZE_PACKETS_GOOD	Good Received Undersized Packets Count Register	07A4 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_OVERSIZED_PACKETS_GOOD	Good Received Oversized Packets Count Register	07A8 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_64OCTETS_PACKETS_GOOD_BAD	Good And Bad 64 Octets Packets Received Count Register	07AC <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_65TO127OCTETS_PACKETS_GOOD_BAD	Good And Bad 65to127 Octets Packets Received Count Register	07B0 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_128TO255OCTETS_PACKETS_GOOD_BAD	Good And Bad 128to255 Octets Packets Received Count Register	07B4 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec



## Gigabit Ethernet MAC (GETH)

Table 307 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_RX_256TO511OCTETS_PACKETS_GOOD_BAD	Good And Bad 256to511 Octets Packets Received Count Register	07B8 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_512TO1023OCTETS_PACKETS_GOOD_BAD	Good And Bad 512to1023 Octets Packets Received Count Register	07BC <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD	Good And Bad 1024toMax Octets Packets Received Count Register	07C0 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_UNICAST_PACKETS_GOOD	Good Received Unicast Packets Count Register	07C4 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_LENGTH_ERROR_PACKETS	Received Length Error Packets Count Register	07C8 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_OUT_OF_RANGE_TYPE_PACKETS	Received Out Of Range Type Count Register	07CC <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_PAUSE_PACKETS	Received Pause Packets Count Register	07D0 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_FIFO_OVERFLOW_PACKETS	Received FIFO Overflow Count Register	07D4 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_VLAN_PACKETS_GOOD_BAD	Good And Bad Received VLAN Packets Count Register	07D8 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_WATCHDOG_ERROR_PACKETS	Received Watchdog Error Count Register	07DC <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_RECEIVE_ERROR_PACKETS	Received Receive Error Count Register	07E0 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_CONTROL_PACKETS_GOOD	Good Received Control Packets Count Register	07E4 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_TX_LPI_USEC_CNTR	Transmitted LPI Microseconds Count Register	07EC <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec



## Gigabit Ethernet MAC (GETH)

Table 307 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_TX_LPI_TRAN_CNTR	Transmitted LPI Transition Count Register	07F0 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_LPI_USEC_CNTR	Received Microseconds LPI Count Register	07F4 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RX_LPI_TRANS_CNTR	Received LPI Transition Count Register	07F8 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MMC_IPC_RX_INTERRUPT_MASK	MMC IPC Receive Interrupts Mask Register	0800 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MMC_IPC_RX_INTERRUPT	MMC IPC Receive Interrupts Register	0808 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV4_GOOD_PACKETS	Good Received RxIPv4 Packets Count Register	0810 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV4_HEADER_ERROR_PACKETS	Received IPv4 Header Error Packets Count Register	0814 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV4_NO_PAYLOAD_PACKETS	Received IPv4 No Payload Packets Count Register	0818 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV4_FRAGMENTED_PACKETS	Received IPv4 Fragmented Packets Count Register	081C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS	Received IPv4 UDP Checksum Disabled Packets Count Register	0820 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV6_GOOD_PACKETS	Good Received RxIPv6 Packets Count Register	0824 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV6_HEADER_ERROR_PACKETS	Received IPv6 Header Error Packets Count Register	0828 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV6_NO_PAYLOAD_PACKETS	Received IPv6 No Payload Packets Count Register	082C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXUDP_GOOD_PACKETS	Good Received UDP Packets Count Register	0830 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec

## Gigabit Ethernet MAC (GETH)

Table 307 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_RXUDP_ERROR_PACKETS	Received UDP Error Packets Count Register	0834 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXTCP_GOOD_PACKETS	Good Received TCP Packets Count Register	0838 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXTCP_ERROR_PACKETS	Received TCP Error Packets Count Register	083C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXICMP_GOOD_PACKETS	Good Received ICMP Packets Count Register	0840 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXICMP_ERROR_PACKETS	Received ICMP Error Packets Count Register	0844 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV4_GOOD_OCTETS	Good Received IPV4 Octets Count Register	0850 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV4_HEADER_ERROR_OCTETS	Received IPV4 Header Error Octets Count Register	0854 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV4_NO_PAYLOAD_OCTETS	Received IPV4 No Payload Octets Count Register	0858 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV4_FRAGMENTED_OCTETS	Received IPV4 Fragmented Octets Count Register	085C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS	Received IPV4 UDP Checksum Disabled Octets Count Register	0860 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV6_GOOD_OCTETS	Good Received IPV6 Octets Count Register	0864 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV6_HEADER_ERROR_OCTETS	Received IPV6 Header Error Octets Count Register	0868 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXIPV6_NO_PAYLOAD_OCTETS	Received IPV6 No Payload Octets Count Register	086C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXUDP_GOOD_OCTETS	Good Received UDP Octets Count Register	0870 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec

## Gigabit Ethernet MAC (GETH)

Table 307 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_RXUDP_ERROR_OCTETS	Received UDP Error Octets Count Register	0874 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXTCP_GOOD_OCTETS	Good Received TCP Octets Count Register	0878 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXTCP_ERROR_OCTETS	Received TCP Error Octets Count Register	087C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXICMP_GOOD_OCTETS	Good Received ICMP Octets Count Register	0880 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_RXICMP_ERROR_OCTETS	Received ICMP Error Octets Count Register	0884 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_TIMESTAMP_CONTROL	MAC Timestamp Control Register	0B00 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_SUB_SECOND_INCREMENT	MAC Sub-Second Increment Register	0B04 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_SYSTEM_TIME_SECONDS	MAC System Time Seconds Register	0B08 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_SYSTEM_TIME_NANOSECONDS	MAC System Time Nanoseconds Register	0B0C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_SYSTEM_TIME_SECONDS_UPDATE	MAC System Time Seconds Update Register	0B10 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE	MAC System Time Nanoseconds Update Register	0B14 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_TIMESTAMP_ADDEND	MAC Timestamp Addend Register	0B18 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS	MAC System Time Higher Word Seconds Register	0B1C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec

## Gigabit Ethernet MAC (GETH)

Table 307 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_MAC_TIME STAMP_STATUS	MAC Timestamp Status Register	0B20 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_TX_T IMESTAMP_STAT US_NANOSECON DS	MAC Transmit Timestamp Nanoseconds Status Register	0B30 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_TX_T IMESTAMP_STAT US_SECONDS	MAC Transmit Timestamp Seconds Status Register	0B34 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_TIME STAMP_INGRESS _ASYM_CORR	MAC Timestamp Ingress Asymmetry Correction Register	0B50 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_TIME STAMP_EGRESS_ ASYM_CORR	MAC Timestamp Egress Asymmetry Correction Register	0B54 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_TIME STAMP_INGRESS _CORR_NANOSE COND	MAC Timestamp Ingress Correction Nanoseconds Register	0B58 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_TIME STAMP_EGRESS_ CORR_NANOSEC OND	MAC Timestamp Egress Correction Nanoseconds Register	0B5C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_TIME STAMP_INGRESS _CORR_SUBNAN OSEC	MAC Timestamp Ingress Correction Subnanoseconds Register	0B60 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_TIME STAMP_EGRESS_ CORR_SUBNANO SEC	MAC Timestamp Egress Correction Subnanoseconds Register	0B64 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_PPS _CONTROL	MAC PPS Control Register	0B70 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_PPS 0_TARGET_TIME _SECONDS	MAC PPS 0 Target Time Seconds Register	0B80 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_PPS 0_TARGET_TIME _NANOSECONDS	MAC PPS 0 Target Time Nanoseconds Register	0B84 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec

## Gigabit Ethernet MAC (GETH)

Table 307 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_MAC_PPS0_INTERVAL	MAC PPS 0 Interval Register	0B88 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MAC_PPS0_WIDTH	MAC PPS 0 Width Register	0B8C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_OPERATION_MODE	MTL Operation Mode Register	0C00 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_INTERRUPT_STATUS	MTL Interrupt Status Register	0C20 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_RXQ_DMA_MAP0	MTL Receive Queue and DMA Channel Mapping 0 Register	0C30 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQ0_OPERATION_MODE	MTL Queue 0 Transmit Operation Mode Register	0D00 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQ0_UNDERFLOW	MTL Queue 0 Transmit Underflow Counter Register	0D04 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQ0_DEBUG	MTL Queue 0 Transmit Debug Register	0D08 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQ0_ETS_STATUS	MTL Queue 0 Transmit Status Register	0D14 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQ0_QUANTUM_WEIGHT	MTL Queue 0 Transmit Quantum or Weights Register	0D18 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_Q0_INTERRUPT_CONTROL_STATUS	MTL Queue 0 Interrupt Control Status Register	0D2C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_RXQ0_OPERATION_MODE	MTL Queue 0 Receive Operation Mode Register	0D30 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT	MTL Queue 0 Receive Missed Packet and Overflow Counter Register	0D34 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_RXQ0_DEBUG	MTL Queue 0 Receive Debug Register	0D38 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec

## Gigabit Ethernet MAC (GETH)

Table 307 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_MTL_RXQ0_CONTROL	MTL Queue 0 Receive Control Register	0D3C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQi_OPERATION_MODE (i=1-3)	MTL Queue i Transmit Operation Mode Register	0D40 <sub>H</sub> +(i-1)*40 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQi_UNDERFLOW (i=1-3)	MTL Queue i Transmit Underflow Counter Register	0D44 <sub>H</sub> +(i-1)*40 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQi_DEBUG (i=1-3)	MTL Queue i Transmit Debug Register	0D48 <sub>H</sub> +(i-1)*40 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQi_ETS_CONTROL (i=1-3)	MTL Queue i Transmit ETS Control Register	0D50 <sub>H</sub> +(i-1)*40 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQi_ETS_STATUS (i=1-3)	MTL Queue i Transmit ETS Status Register	0D54 <sub>H</sub> +(i-1)*40 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQi_QUANTUM_WEIGHT (i=1-3)	MTL Queue i Transmit Quantum or Weights Register	0D58 <sub>H</sub> +(i-1)*40 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQi_SENDSLOPECREDIT (i=1-3)	MTL Queue i Transmit SendSlopeCredit Register	0D5C <sub>H</sub> +(i-1)*40 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQi_HICREDIT (i=1-3)	MTL Queue i Transmit HiCredit Register	0D60 <sub>H</sub> +(i-1)*40 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_TXQi_LOCREDIT (i=1-3)	MTL Queue i Transmit LoCredit Register	0D64 <sub>H</sub> +(i-1)*40 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_Qi_INTERRUPT_CONTROL_STATUS (i=1-3)	MTL Queue i Interrupt Status Register	0D6C <sub>H</sub> +(i-1)*40 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_RXQi_OPERATION_MODE (i=1-3)	MTL Queue i Receive Operation Mode Register	0D70 <sub>H</sub> +(i-1)*40 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec

## Gigabit Ethernet MAC (GETH)

Table 307 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_MTL_RXQi_MISSED_PACKET_OVERFLOW_COUNTER (i=1-3)	MTL Queue i Receive Missed Packet and Overflow Counter Register	0D74 <sub>H</sub> +(i-1)*40 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_RXQi_DEBUG (i=1-3)	MTL Queue i Receive Debug Register	0D78 <sub>H</sub> +(i-1)*40 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_MTL_RXQi_CONTROL (i=1-3)	MTL Queue i Receive Control Register	0D7C <sub>H</sub> +(i-1)*40 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_MODE	DMA Bus Mode Register	1000 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_SYS_BUS_MODE	DMA System Bus Mode Register	1004 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_INTERRUPT_STATUS	DMA Interrupt Status Register	1008 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_DEBUG_STATUS0	DMA Debug Status 0 Register	100C <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_DEBUG_STATUS1	DMA Debug Status 1 Register	1010 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_Channel_i_CONTROL (i=0-3)	DMA Channel i Control Register	1100 <sub>H</sub> +i*80 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_Channel_i_TX_CONTROL (i=0-3)	DMA Channel i Transmit Control Register	1104 <sub>H</sub> +i*80 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_Channel_i_RX_CONTROL (i=0-3)	DMA Channel i Receive Control Register	1108 <sub>H</sub> +i*80 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_Channel_i_TXDESC_LIST_ADDRESS (i=0-3)	DMA Channel i Transmit Descriptor List Address Register	1114 <sub>H</sub> +i*80 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_Channel_i_RXDESC_LIST_ADDRESS (i=0-3)	DMA Channel i Receive Descriptor List Address Register	111C <sub>H</sub> +i*80 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec



## Gigabit Ethernet MAC (GETH)

Table 307 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_DMA_CHi_TXDESC_TAIL_POINTER (i=0-3)	DMA Channel i Transmit Descriptor Tail Pointer Register	1120 <sub>H</sub> +i*80 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_CHi_RXDESC_TAIL_POINTER (i=0-3)	DMA Channel i Recieve Descriptor Tail Pointer Register	1128 <sub>H</sub> +i*80 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_CHi_TXDESC_RING_LENGTH (i=0-3)	DMA Channel i Transmit Descriptor Ring Length Register	112C <sub>H</sub> +i*80 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_CHi_RXDESC_RING_LENGTH (i=0-3)	DMA Channel i Recieve Descriptor Ring Length Register	1130 <sub>H</sub> +i*80 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_CHi_INTERRUPT_ENABLE (i=0-3)	DMA Channel i Interrupt Enable Register	1134 <sub>H</sub> +i*80 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_CHi_RX_INTERRUPT_WATCHDOG_TIMER (i=0-3)	DMA Channel i Recieve Interrupt Watchdog Timer Register	1138 <sub>H</sub> +i*80 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_CHi_SLOT_FUNCTION_CONTROL_STATUS (i=0-3)	DMA Channel i Slot Function Control and Status Register	113C <sub>H</sub> +i*80 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_CHi_CURRENT_APPLICATION_TRANSMIT_DESCRIPTOR (i=0-3)	DMA Channel i Current Application Transmit Descriptor Register	1144 <sub>H</sub> +i*80 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_CHi_CURRENT_APPLICATION_RECEIVE_DESCRIPTOR (i=0-3)	DMA Channel i Current Application Receive Descriptor Register	114C <sub>H</sub> +i*80 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_CHi_CURRENT_APPLICATION_TRANSMIT_BUFFER_ADDRESS (i=0-3)	DMA Channel i Current Application Transmit Buffer Address Register	1154 <sub>H</sub> +i*80 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec



## Gigabit Ethernet MAC (GETH)

Table 307 Register Overview - GETH (ascending Offset Address) (cont'd)

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_DMA_CHi_CURRENT_APP_RXBUFFER (i=0-3)	DMA Channel i Current Application Receive Buffer Address Register	115C <sub>H</sub> +i*80 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_CHi_STATUS (i=0-3)	DMA Channel i Status Register	1160 <sub>H</sub> +i*80 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_DMA_CHi_MISS_FRAME_COUNT (i=0-3)	DMA Channel i Missed Frames Count Register	1164 <sub>H</sub> +i*80 <sub>H</sub>	U,SV	U,SV,P	Application Reset	See Family Spec
GETH_CLC	Clock Control Register	2000 <sub>H</sub>	SV,U	SV,E,P	Application Reset	See Family Spec
GETH_ID	Module Identification Register	2004 <sub>H</sub>	SV,U	BE	Application Reset	See Family Spec
GETH_GPCTL	General Purpose Control Register	2008 <sub>H</sub>	SV,U	SV,P	Application Reset	See Family Spec
GETH_ACCEN0	Access Enable Register 0	200C <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec
GETH_ACCEN1	Access Enable Register 1	2010 <sub>H</sub>	U,SV	SV,SE	Application Reset	See Family Spec
GETH_KRST0	Kernel Reset Register 0	2014 <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
GETH_KRST1	Kernel Reset Register 1	2018 <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
GETH_KRSTCLR	Kernel Reset Status Clear Register	201C <sub>H</sub>	U,SV	SV,E,P	Application Reset	See Family Spec
GETH_ACCEN0Dx (x=0-3)	Access Enable Register 0 for DMAx	2020 <sub>H</sub> +x*8	U,SV	SV,SE	Application Reset	See Family Spec

## Gigabit Ethernet MAC (GETH)

**Table 307 Register Overview - GETH (ascending Offset Address) (cont'd)**

Short Name	Long Name	Offset Address	Access Mode		Reset	Page Number
			Read	Write		
GETH_ACCEN1Dx (x=0-3)	Access Enable Register 1 for DMAx	2024 <sub>H</sub> +x*8	U,SV	SV,SE	Application Reset	See Family Spec
GETH_SKEWCTL	Skew Control Register	2040 <sub>H</sub>	SV,U	SV,P	Application Reset	See Family Spec

### 42.3 TC35x Specific Registers

No deviations from the Family Spec

### 42.4 Connectivity

If for one product no signal is connected to an alternate input, it is connected to GND internally at module entity level. This allows to leave some signals unconnected in the application (i.e. RXER, CRS, COL) and save pins and external connection to GND. The tables below list all the connections of the instances.

**Table 308 Connections of GETH**

Interface Signals	connects		Description
GETH:COLA	from	P11.15:IN	Collision MII
GETH:CRSA	from	P11.14:IN	Carrier Sense MII
GETH:CRSB	from	P11.11:IN	Carrier Sense MII
GETH:CRSDVA	from	P11.11:IN	Carrier Sense / Data Valid combi-signal for RMII
GETH:CRSDVB	from	P11.14:IN	Carrier Sense / Data Valid combi-signal for RMII
GETH:GREFCLK	from	TC35x:P11.5	Gigabit Reference Clock input for RGMII (125 MHz high precision)
GETH:MDC	to	P02.8:ALT(6)	MDIO clock
		P12.0:ALT(6)	
		P21.2:ALT(5)	
GETH:MDIO	to	P00.0:HWOUT(0)	MDIO Output
		P12.1:HWOUT(0)	
		P21.3:HWOUT(0)	
GETH:MDIOA	from	P00.0:IN	MDIO Input
GETH:MDIOC	from	P12.1:IN	MDIO Input
GETH:MDIOD	from	P21.3:IN	MDIO Input
GETH:PPS	to	P14.4:ALT(6)	Pulse Per Second
GETH:RCTLA	from	P11.11:IN	Receive Control for RGMII
		TC35x:P11.11	
GETH:REFCLKA	from	P11.12:IN	Reference Clock input for RMII (50 MHz)

## Gigabit Ethernet MAC (GETH)

**Table 308 Connections of GETH (cont'd)**

Interface Signals	connects		Description
GETH:RXCLKA	from	P11.12:IN TC35x:P11.12	Receive Clock MII and RGMII
GETH:RXCLKB	from	P11.4:IN	Receive Clock MII and RGMII
GETH:RXCLKC	from	P12.0:IN	Receive Clock MII and RGMII
GETH:RXD0A	from	P11.10:IN TC35x:P11.10	Receive Data 0 MII, RMII and RGMII (RGMII can use RXD0A only)
GETH:RXD1A	from	P11.9:IN TC35x:P11.9	Receive Data 1 MII, RMII and RGMII (RGMII can use RXD1A only)
GETH:RXD2A	from	P11.8:IN TC35x:P11.8	Receive Data 2 MII and RGMII (RGMII can use RXD2A only)
GETH:RXD3A	from	P11.7:IN TC35x:P11.7	Receive Data 3 MII and RGMII (RGMII can use RXD3A only)
GETH:RXDVA	from	P11.11:IN	Receive Data Valid MII
GETH:RXDVB	from	P11.14:IN	Receive Data Valid MII
GETH:RXERA	from	P11.13:IN	Receive Error MII
GETH:RXERB	from	P21.7:IN	Receive Error MII
GETH:RXERC	from	P10.0:IN	Receive Error MII
GETH:TRIGO(9:0)	to	INT:eth.TRIGO(9:0)	Ethernet Service Request
GETH:TCTL	to	TC35x:P11.6	Transmit Control for RGMII
GETH:TXCLK	to	TC35x:P11.4	Transmit Clock Output for MII and RGMII
GETH:TXCLKA	from	P11.5:IN	Transmit Clock Input for MII
GETH:TXCLKB	from	P11.12:IN	Transmit Clock Input for MII
GETH:TXD(0)	to	TC35x:P11.3	Transmit Data
GETH:TXD(1)	to	TC35x:P11.2	Transmit Data
GETH:TXD(2)	to	TC35x:P11.1	Transmit Data
GETH:TXD(3)	to	TC35x:P11.0	Transmit Data
GETH:TXEN	to	TC35x:P11.6	Transmit Enable MII and RMII
GETH:TXER	to	P11.4:ALT(6)	Transmit Error MII

## 42.5 DMA Burst Lengths Limitations by the System

Not all burst lengths of the IP are supported by the system.

The GETH kernel IP supports various burst length of 1 up to 32 beats as defined in DMA\_CHi\_TX\_CONTROL.TxPBL and GETH\_DMA\_CHi\_RX\_CONTROL.RxPBL. They can be multiplied by 8 by setting DMA\_CH(#i)\_Control.PBLx8.

Other than specified in the IP only the following burst lengths are supported by the system: SINGLE, INCR4, INCR8. Note that DMA\_CH(#i)\_Control.PBLx8 must not be set with PBL values higher than 1.

## Gigabit Ethernet MAC (GETH)

### 42.6 Buffer and Descriptor Alignment

The GETH is implemented as a 32 bit peripheral. Nevertheless it is connected to 64 bit wide bus (SRI). To make full use of the possible performance of SRI and its bridges, the data buffers and the descriptors need to be aligned to 64 bit addresses.

### 42.7 Embedded FIFOs

The GETH uses two embedded FIFOs. The TX FIFO has a size of 4 kByte, the RX FIFO has a size of 8 kByte.

### 42.8 Master TAG ID

The module has 4 DMA Channels that share one master interface connecting them to the SRI bus. In order to distinguish the 4 DMAs from each other in the system, the master tag ID will dynamically be changed depending on the currently active DMA. [Table 309](#) details which ID is presented for each DMA.

**Table 309 Master TAG IDs for the Gigabit Ethernet MAC**

DMA	Master TAG ID
DMA0	0x28 <sub>H</sub>
DMA1	0x29 <sub>H</sub>
DMA2	0x2A <sub>H</sub>
DMA3	0x2B <sub>H</sub>

### 42.9 Interrupt Service Requests

The module has 10 Service Request Nodes connecting it to the interrupt system. The interrupt request lines are connected to the interrupt controller as shown in [Table 310](#).

**Table 310 Service Request Lines of Ethernet MAC**

IR SRC	GETH IP signal	GETH IP function	Description
SRC_GETH0	GETH_TRIGO0	GETH_INTR	DMA functions (sbd_intr_o), this internal line is connected via OR gate to GETH.SR0 wake up on LAN (pmt_intr_o), this internal line is connected via OR gate to GETH.SR0 wake up on EEE - LPI (lpi_intr_o), this internal line is connected via OR gate to GETH.SR0
SRC_GETH1	GETH_TRIGO1	GETH_PPS	Pulse Per Second signal from Precision Time Protocol (ptp_pps_o)
SRC_GETH2	GETH_TRIGO2	GETH_TX_DMA0	TX interrupt from DMA 0 (sbd_perch_tx_intr_o[0])
SRC_GETH3	GETH_TRIGO3	GETH_TX_DMA1	TX interrupt from DMA 1(sbd_perch_tx_intr_o[1])
SRC_GETH4	GETH_TRIGO4	GETH_TX_DMA2	TX interrupt from DMA 2(sbd_perch_tx_intr_o[2])
SRC_GETH5	GETH_TRIGO4	GETH_TX_DMA3	TX interrupt from DMA 3(sbd_perch_tx_intr_o[3])
SRC_GETH6	GETH_TRIGO6	GETH_RX_DMA0	RX interrupt from DMA 0 (sbd_perch_rx_intr_o[0])
SRC_GETH7	GETH_TRIGO7	GETH_RX_DMA1	RX interrupt from DMA 1(sbd_perch_rx_intr_o[1])
SRC_GETH8	GETH_TRIGO8	GETH_RX_DMA2	RX interrupt from DMA 2(sbd_perch_rx_intr_o[2])
SRC_GETH9	GETH_TRIGO9	GETH_RX_DMA3	RX interrupt from DMA 3(sbd_perch_rx_intr_o[3])

## Gigabit Ethernet MAC (GETH)

### 42.10 Clocks

The module has multiple clock inputs and outputs connecting it to the system. They are connected to the system as shown in [Table 311](#).

If the application wants to use the IP in RGMII mode the application has to execute the following steps:

- Prior to the application reset the application must switch on  $f_{GETH}$  (by configuring CCUCON5.GETHDIV)
- Attach an external 125 MHz clock to input GREFCLK
- Activate the application reset
- Wait for 10  $\mu$ s

**Table 311 Clock Lines of Ethernet MAC**

Clock Line	Connected to	Description
hclk_i / $f_{AHB}$	$f_{GETH}$	AHB master interface clock
clk_csr_i / $f_{CSR}$	$f_{SPB}$	AHB slave interface clock
clk_tx_i	GETH_TXCLK (port pin)	MII transmit clock Input from PHY (10/100 MBit/s) The external PHY or oscillator provides this transmission clock. TXD[3:0] is synchronous to this clock. This is 25 MHz in 100 Mbps mode and 2.5 MHz in 10 Mbps mode. Needs a clock input during SW reset (GETH_BUS_MODE.SWR)
clk_gref_i	GETH_GREFCLK (port pin)	RGMII transmit clock <b>Reference Input</b> from PHY (1000 MBit/s). The external PHY or oscillator provides this clock as reference. TXD[3:0] is not necessarily synchronous to this clock! This is always 125 MHz in 1000/100/10 MBit/s mode. Needs a clock input during SW reset (GETH_BUS_MODE.SWR)
clk_tx_o	GETH_TXCLK (port pin)	RGMII transmission clock <b>Output</b> to PHY (1000 MBit/s) . TXD[3:0] is synchronous (DDR) to this 125 MHz clock to the PHY. If RGMII is downgraded to 100 MBit/s it is divided internally to 25 MHz and for 10 MBit/s to 2.5 MHz. In each case it is generated from clk_gref_i by respective division. This division is controlled automatically by evaluation of mac_speed_o[1:0] and phy_intf_sel_i[2:0]. TXCLK has the same on chip delay and output pad delay as the TXD signals and TCTL unless clock skew is selected in SKEW.
clk_rx_i	GETH_RXCLK (port pin)	Receive clock from Phy. The external PHY provides this receive clock for RGMII, GMII, MII, and RMII interfaces. This clock is 125 MHz in 1 Gbps mode, 25 MHz in 100 Mbps mode, 2.5 MHz in 10 Mbps mode. Needs a clock input during SW reset (GETH_BUS_MODE.SWR)
clk_rmii_i	GETH_REFCLK (port pin)	50-MHz clock used by the RMII from PHY. In 100 MBit/s Mode, it is divided internally to 25 MHz and provided to the internal MII interface. If RMII is downgraded to 10 MBit/s it is divided internally to 2,5 MHz. This division is controlled automatically by evaluation of mac_speed_o[1:0] and phy_intf_sel_i[2:0]. Needs a clock input during SW reset (GETH_BUS_MODE.SWR).
clk_ptp_ref_i	$f_{GETH}$	Reference Clock for the Time Stamp Update Logic

## Gigabit Ethernet MAC (GETH)

## 42.11 Revision History

Table 312 Revision History

Reference	Change to Previous Version	Comment
<b>V1.3.10</b>		
<a href="#">Page 22</a>	Previous versions removed from revision history.	–
<a href="#">Page 18</a>	Connections table changed (no functional changes).	–
<b>V1.3.11</b>		
–	No functional change.	–
<b>V1.3.12</b>		
<a href="#">Page 21</a>	$f_{\text{SRI}}$ changed to $f_{\text{GETH}}$ as connection of clk_ptp_ref_i.	
<a href="#">Page 18</a>	Updated connection of MII and RGMII in <a href="#">Connectivity</a> .	
<b>V1.3.13</b>		
–	No functional changes.	–
<b>V1.3.14</b>		
–	No functional changes.	–
<b>V1.3.15</b>		
–	No functional changes.	–

## **43 External Bus Unit (EBU)**

This device doesn't contain an EBU module.

## **44 SD- and eMMC Interface (SDMMC)**

This device doesn't contain an SDMMC module.



## **45      Hardware Security Module (HSM)**

The HSM is a separate processor subsystem dedicated for security tasks. It is connected as master and slave to the SPB bus.

For security reasons this module is described in a separate documentation. Please contact your Infineon representative for further information.

## Input Output Monitor (IOM)

### 46 Input Output Monitor (IOM)

This document describes the IOM specific appendix for the product TC35x.

#### 46.1 TC35x Specific IP Configuration

**Table 313 TC35x specific configuration of IOM**

Parameter	IOM
Number of FPC channels	16
Number of GTM inputs	8
Number of LAM	16
Number of ECM	1

#### 46.2 TC35x Specific Register Set

##### Register Address Space Table

**Table 314 Register Address Space - IOM**

Module	Base Address	End Address	Note
IOM	F0035000 <sub>H</sub>	F00351FF <sub>H</sub>	FPI slave interface

##### Register Overview Table

There are no product specific register for this module.

#### 46.3 TC35x Specific Registers

There are no product specific register for this module.

#### 46.4 Connectivity

This section describes the connectivity of the IOM module.

**Table 315 Connections of IOM**

Interface Signals	connects		Description
IOM:MON1(0)	from	CCU60:CC62	Monitor input 1
IOM:MON1(1)	from	CCU60:CC61	Monitor input 1
IOM:MON1(2)	from	CCU60:CC60	Monitor input 1
IOM:MON1(3)	from	CCU60:COU60	Monitor input 1
IOM:MON1(4)	from	CCU60:COU61	Monitor input 1
IOM:MON1(5)	from	CCU60:COU62	Monitor input 1
IOM:MON1(6)	from	CCU60:COU63	Monitor input 1
IOM:MON1(7)	from	CCU61:COU63	Monitor input 1
IOM:MON1(8)	from	CCU61:CC60	Monitor input 1

## Input Output Monitor (IOM)

Table 315 Connections of IOM (cont'd)

Interface Signals	connects	Description
IOM:MON1(9)	from CCU61:CC61	Monitor input 1
IOM:MON2(0)	from QSPI0:MRST	Monitor input 2
IOM:MON2(1)	from QSPI1:MRST	Monitor input 2
IOM:MON2(2)	from QSPI2:MRST	Monitor input 2
IOM:MON2(3)	from QSPI3:MRST	Monitor input 2
IOM:MON2(5)	from CAN00:TXD	Monitor input 2
IOM:MON2(6)	from CAN01:TXD	Monitor input 2
IOM:MON2(7)	from CAN02:TXD	Monitor input 2
IOM:MON2(8)	from CAN03:TXD	Monitor input 2
IOM:MON1(10)	from CCU61:CC62	Monitor input 1
IOM:MON1(11)	from CCU61:COUT60	Monitor input 1
IOM:MON1(12)	from CCU61:COUT61	Monitor input 1
IOM:MON1(13)	from CCU61:COUT62	Monitor input 1
IOM:MON2(12)	from ASCLIN0:ATX ASCLIN0:ATXP	Monitor input 2
IOM:MON2(13)	from ASCLIN1:ATX ASCLIN1:ATXP	Monitor input 2
IOM:MON2(14)	from ASCLIN2:ATX ASCLIN2:ATXP	Monitor input 2
IOM:MON2(15)	from ASCLIN3:ATX ASCLIN3:ATXP	Monitor input 2
IOM:PIN(0)	from P33.0:IN	GPIO pad input to FPC
IOM:PIN(1)	from P33.1:IN	GPIO pad input to FPC
IOM:PIN(2)	from P33.2:IN	GPIO pad input to FPC
IOM:PIN(3)	from P33.3:IN	GPIO pad input to FPC
IOM:PIN(4)	from P33.4:IN	GPIO pad input to FPC
IOM:PIN(5)	from P33.5:IN	GPIO pad input to FPC
IOM:PIN(6)	from P33.6:IN	GPIO pad input to FPC
IOM:PIN(7)	from P33.7:IN	GPIO pad input to FPC
IOM:PIN(8)	from P33.8:IN	GPIO pad input to FPC
IOM:PIN(9)	from P33.9:IN	GPIO pad input to FPC
IOM:PIN(10)	from P33.10:IN	GPIO pad input to FPC
IOM:PIN(11)	from P33.11:IN	GPIO pad input to FPC
IOM:PIN(12)	from P33.12:IN	GPIO pad input to FPC
IOM:PIN(13)	from P20.12:IN	GPIO pad input to FPC
IOM:PIN(14)	from P20.13:IN	GPIO pad input to FPC
IOM:PIN(15)	from P20.14:IN	GPIO pad input to FPC
IOM:REF1(0)	from CCU60:COUT63	Reference input 1
IOM:REF1(1)	from CCU60:COUT62	Reference input 1

## Input Output Monitor (IOM)

**Table 315 Connections of IOM (cont'd)**

Interface Signals	connects		Description
IOM:REF1(2)	from	CCU60:COUT61	Reference input 1
IOM:REF1(3)	from	CCU60:COUT60	Reference input 1
IOM:REF1(4)	from	CCU60:CC62	Reference input 1
IOM:REF1(5)	from	CCU60:CC61	Reference input 1
IOM:REF1(6)	from	CCU60:CC60	Reference input 1
IOM:REF1(7)	from	CCU61:COUT63	Reference input 1
IOM:REF1(8)	from	CCU61:COUT62	Reference input 1
IOM:REF1(9)	from	CCU61:COUT61	Reference input 1
IOM:REF2(0)	from	QSPI0:MRST	Reference input 2
IOM:REF2(1)	from	QSPI1:MRST	Reference input 2
IOM:REF2(2)	from	QSPI2:MRST	Reference input 2
IOM:REF2(3)	from	QSPI3:MRST	Reference input 2
IOM:REF2(5)	from	CAN00:TXD	Reference input 2
IOM:REF2(6)	from	CAN01:TXD	Reference input 2
IOM:REF2(7)	from	CAN02:TXD	Reference input 2
IOM:REF2(8)	from	CAN03:TXD	Reference input 2
IOM:REF1(10)	from	CCU61:COUT60	Reference input 1
IOM:REF1(11)	from	CCU61:CC62	Reference input 1
IOM:REF1(12)	from	CCU61:CC61	Reference input 1
IOM:REF1(13)	from	CCU61:CC60	Reference input 1
IOM:REF2(12)	from	ASCLIN0:ATX ASCLIN0:ATXP	Reference input 2
IOM:REF2(13)	from	ASCLIN1:ATX ASCLIN1:ATXP	Reference input 2
IOM:REF2(14)	from	ASCLIN2:ATX ASCLIN2:ATXP	Reference input 2
IOM:REF2(15)	from	ASCLIN3:ATX ASCLIN3:ATXP	Reference input 2

## 46.5 Revision History

**Table 316 Revision History**

Reference	Change to Previous Version	Comment
<b>V2.1.15</b>		
–	No changes.	

**47      8-Bit Standby Controller (SCR)**

The description of the SCR for all devices is covered by the family specification.

## Revision history

Document version	Date of release	Description of changes
V2.0.0	2021-02	<ul style="list-style-type: none"> <li>Version comparison table updated.</li> <li>For further changes see respective revision history of each chapter. The version comparison table below gives an overview.</li> </ul>
V1.6.0	2020-08	<ul style="list-style-type: none"> <li>Version comparison table updated.</li> <li>For further changes see respective revision history of each chapter. The version comparison table below gives an overview.</li> <li>Removed device TC3Ax from set of documentation.</li> </ul>
V1.5.0	2020-04	<ul style="list-style-type: none"> <li>Version comparison table updated.</li> <li>For further changes see respective revision history of each chapter. The version comparison table below gives an overview.</li> </ul>
V1.4.0	2019-12	<ul style="list-style-type: none"> <li>Added TC3Ax appendix as target specification.</li> <li>Version comparison table updated.</li> <li>For further changes see respective revision history of each chapter. The version comparison table below gives an overview.</li> </ul>
V1.3.0	2019-09	<ul style="list-style-type: none"> <li>Added additional device TC3Ax to AURIX™ TC3xx set of documentation.</li> <li>Version comparison table updated.</li> <li>For further changes see respective revision history of each chapter. The version comparison table below gives an overview.</li> </ul>
V1.2.0	2019-04	<ul style="list-style-type: none"> <li>Added additional device TC3Ex to AURIX™ TC3xx set of documentation.</li> <li>Version comparison table updated.</li> <li>For further changes see respective revision history of each chapter. The version comparison table below gives an overview.</li> </ul>
V1.1.0	2019-01	<ul style="list-style-type: none"> <li>Power Management System for Low-End (PMSLE) added.</li> <li>TC33x and TC33xEXT added.</li> <li>Changes in connectivity tables.</li> <li>Version comparison table new.</li> <li>Detailed Revision History contained in each chapter.</li> </ul>
V1.0.0	2018-08	<ul style="list-style-type: none"> <li>First revision of the User's Manual.</li> <li>Detailed OCDS information not contained. Available under NDA.</li> <li>Detailed Revision History contained in each chapter.</li> </ul>

### Version comparison table for AURIX™ TC35x appendix

Chapter name	UM V1.6.0 chapter version	UM V2.0.0 chapter version	Content changes
Introduction	V1.0.0	V1.0.0	No
MEMMAP	V0.1.20	V0.1.21	<b>Yes, see chapter revision history</b>
FW	V1.1.0.1.17	V1.1.0.1.18	No functional changes
SRI Fabric	V1.1.16	V1.1.17	No functional changes

Chapter name	UM V1.6.0 chapter version	UM V2.0.0 chapter version	Content changes
• SBCU, EBCU	V1.2.8	V1.2.9	No functional changes
CPU	V1.1.20	V1.1.21	No functional changes
NVM Subsystem	V2.0.7	V2.0.7	No
• DMU	V2.0.11	V2.0.12	No functional changes
• NVM	V2.0.6	V2.0.6	No
LMU	V3.1.16	V3.1.16	No
DAM	n/a	n/a	–
SCU	V2.1.26	V2.1.27	No functional changes
CCU	see SCU	see SCU	–
PMS	V2.2.33	V2.2.34	No functional changes
PMSLE	n/a	n/a	–
MTU	V7.4.12	V7.4.13	<b>Yes, see chapter revision history</b>
PORTS	V1.8.21	V1.8.21	No
SMU	V4.0.22	V4.0.23	<b>Yes, see chapter revision history</b>
INT	V1.2.11	V1.2.11	No
FCE	V4.2.9	V4.2.9	No
DMA	V0.1.18	V0.1.18	No
SPU	V1.1.24	V1.1.25	No functional changes
SPU2	n/a	n/a	–
BITMGR	n/a	n/a	–
SPULCKSTP	V1.2.5	V1.2.5	No
EMEM	V1.4.4	V1.4.4	No
RIF	V1.0.40	V1.0.43	<b>Yes, see chapter revision history</b>
HSPDM	V0.7.9	V0.7.9	No
CIF	n/a	n/a	–
STM	V9.2.4	V9.2.4	No
GTM	n/a	n/a	–
CCU6	V3.0.0	V3.0.0	No
GPT12	V3.0.2	V3.0.2	No
CONVCTRL	V3.0.1	V3.0.1	No
EVADC	V3.0.4	V3.0.5	No functional changes
EDSADC	n/a	n/a	–
I2C	V2.3.6	V2.3.6	No
HSSL	n/a	n/a	–
• HSCT	n/a	n/a	–
ASCLIN	V3.2.8	V3.2.8	No
QSPI	V3.0.20	V3.0.20	No
MSC	n/a	n/a	–

Chapter name	UM V1.6.0 chapter version	UM V2.0.0 chapter version	Content changes
SENT	n/a	n/a	–
MCMCAN	V1.19.13	V1.19.13	No
E-Ray	V3.2.10	V3.2.11	No functional changes
PSI5	n/a	n/a	–
PSI5-S	n/a	n/a	–
GETH	V1.3.14	V1.3.15	No functional changes
EBU	n/a	n/a	–
SDMMC	n/a	n/a	–
HSM	n/a	n/a	–
IOM	V2.1.15	V2.1.15	No
SCR	n/a	n/a	–



#### Trademarks of Infineon Technologies AG

μHVIC™, μIPM™, μPFC™, AU-ConvertIR™, AURIX™, C166™, CanPAK™, CIPOS™, CIPURSE™, CoolDP™, CoolGaN™, COOLiR™, CoolMOS™, CoolSET™, CoolSiC™, DAVE™, DI-POL™, DirectFET™, DrBlade™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPACK™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, GaNpowIR™, HEXFET™, HITFET™, HybridPACK™, iMOTION™, IRAM™, ISOFACE™, IsoPACK™, LEDriviR™, LITIX™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OPTIGA™, OptiMOS™, ORIGA™, PowIRaudio™, PowIRstage™, PrimePACK™, PrimeSTACK™, PROFET™, PRO-SiL™, RASIC™, REAL3™, SmartLEWIS™, SOLID FLASH™, SPOC™, StrongIRFET™, SupIRBuck™, TEMPFET™, TRENCHSTOP™, TriCore™, UHVIC™, XHP™, XMC™.

Trademarks updated November 2015

#### Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2021-02**

**Published by**

**Infineon Technologies AG**

**81726 Munich, Germany**

**© 2021 Infineon Technologies AG.**

**All Rights Reserved.**

**Do you have a question about any aspect of this document?**

**Email: [erratum@infineon.com](mailto:erratum@infineon.com)**

**Document reference**

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.