X-815LPD4-CPUCY

Table of Content

	<u> </u>
Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	CPU PWR
Page 5	LPDDR4
Page 6	CPU IO
Page 7	CPU PHY
Page 8	CPU MISC
Page 9	eMMC/QSPI
Page 10	WIFI/BT Module
Page 11	BOOT CFG
Page 12	PMIC PCA9450B
Page 13	SOM Interface

- Interrupted lines coded with the same letter or letter combinations are electrically connected.
- 2. Device type number is for reference only. The number varies with the manufacturer.
- Special signal usage:
 _B Denotes Active-Low Signal
- <> or [] Denotes Vectored Signals
 4. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

Preliminary - Subject to Change without Notice!

This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass-production design.

NXP CONFIDENTIAL AND PROPRIETARY


(i.MX8M Nano Reference Board)

Revision History

Rev. Code	Date	Ву	Description
А	2019-09-03	Mac	Initial version release
A1	2019-11-05	Mac	Add notes for JTAG_TMS and WDOG_B.

N			6501 Willia Austin, TX	am Car 78735	non Drive -8598				
'his document contains in rocurement or manufactu								ductors.	
			Classification	0:	CP:	IUG): X	PUBI:	
Designer:	Drawing	Title:							
Mac Zhang		X	-815LF	PD4	-CPU	CY			
Drawn by:	Page Ti	lie:							
Mac Zhang		Ti	tle and R	tev i	listory				
Approved:	Size	Document							Rev
<approver></approver>	С			SCH-4	6441 PDF	: SPF-46441			A1
	D-t	Torrestore 6	1 OF	2040		CL4		- 42	


X-815LPD4-EVKCY Block Diagram




X-815LPD4-CPUCY
Block Diagram


SCH-46441 PDF: SPF-46441

815LPD4-EVKCY PWR TREE



i.MX8M Nano PWR





VDD_3V3

VDD_1V8 -

Microcontroller Product Group
6501 William Carnon Drive Weet
August TX 8735-8569
This document contains information proprietary but, TX 8735-8569
This document contains information proprietary but, TX 8735-8569
This document contains information proprietary but, TX 8735-8569
This document contains information proprietary but DRP and shall not be used for engineering design, procurement or menufacture in whole or in part without the superse written premission of NXP Benticonductors.

ICAP Classification:

CP: U.O: X PUBI:

TA-815LPD4-CPUCY

Diawn by:
Misc Zhang

Page Title:

CPU PWR

Approved:


Appr


→ NVCC_3V3


NVCC_1V8

LPDDR4 2GB









		Microcontroller Product Group
		6501 William Cannon Drive West Austin, TX 78735-8598
	facture in whole or in par	y to NXP and shall not be used for engineering design, t without the express written permission of NXP Semiconductors. CAP Classification: CP: IUC: X PUBL:
Designer:	Drawing Title:	ON CHOSINGHIAN. CI. 100. A 100.
Mac Zhang		X-815LPD4-CPUCY
Drawn by:	Page Title:	
Drawn by: Mac Zhang	Page Title:	LPDDR4
Mac Zhang		LPDDR4


DRAM_nRESET R204


G11 | NC1 | X K8 | NC2 | X K8 | NC3 | X K8 | NC4 | X K8 | NC5 | X K9 | NC4 | X K9 | NC5 | X K9 | NC9 | X K9 | NC14 | X K9 | NC15 | NC16 | X K9 | NC17 | NC17 | NC17 | NC17 | NC19 | NC


C1612PC2WDGTKP-II


NC21 U9 ...
NC22 V2 ...
NC23 V3 ...
NC24 V4 ...
NC25 V9 ...
NC26 V10 ...
NC27 V11 ...
NC28 W3 ...
NC27 V11 ...
NC28 W3 ...
NC30 W10 ...
NC30 Y2 ...
NC31 Y3 ...
NC31 Y3 ...
NC32 Y4 ...
NC32 Y4 ...
NC33 Y9 ...
NC35 Y11 ...
NC36 AA2 ...
NC37 AA4 ...
NC38 AA2 ...
NC38 AA2 ...
NC39 AA2 ...
NC30 AA2 ...
NC39 AA2 ...
NC40 ...


i.MX8M Nano IO Interface























Microcontroller Product Group
6501 William Carono Drive Weet
Austin, 17.47873-8988

This document contains information proprietary to NOP and shall not be used for engineering design,
procurement or manufacture in whole or in part without the segments written permission of NOP Semiconductors.


[CAP Classification: CP: IJO: X PUB:
Mac Zunning


Drewning Title:
X-815LPD4-CPUCY

i.MX8M Nano PHYs





















Boot Mode

i.MX8M Nano Boot Mode

BOOT_PIN[3]	BOOT_PIN[2]	BOOT_PIN[1]	BOOT_PIN[0]	Boot Modes
BOOT_MODE3 (TEST_MODE)	BOOT_MODE2 (JTAG_TRST_B)	BOOT_MODE1	BOOT_MODE0	Function
0	0	0	0	Boot From Internal Fuses
0	0	0	1	USB Serial Download
0	0	1	0	USDHC3 (eMMC boot only, SD3 8-bit)
0	0	1	1	USDHC2 (SD boot only, SD2)
0	1	0	0	NAND 8-bit single device 256 page
0	1	0	1	NAND 8-bit single device 512 page
0	1	1	0	QSPI 3B Read
0	1	1	1	QSPI Hyperflash 3.3V
1	0	0	0	ecSPI Boot
1	0	0	1	Reserved
1	0	1	0	Reserved
1	0	1	1	Reserved
1	1	0	0	Reserved (Boot on I2C connected to BOOT PIN[3:2]
1	1	0	1	Reserved
1	1	1	0	Infinite Loop Mode
1	1	1	1	Test Mode



Note:

- 1. BOOT_MODE0-3 singals are used for boot selections
- 2. BOOT_MODE singals have internal PD before and after POR_B reset is deasserted!
- 3. When using Base Board for Multi boot selection, you must keep the resistors DNP on SOM board!

100				ntroller Pro		ıμ		
			6501 William Austin, TX 7	Cannon Drive V 8735-8598	/est			
nis document contai ocurement or manuf		or in part with	out the expres	s written permiss	ion of NXP Ser	nicond		
Designer:	l Daniel		Classification:	CP:	IUO:	х	PUBI:	_
		Drawing Title: X-815LPD4-CPUCY						
Mac Zhang		X-	815LPI	D4-CPUC	Y			
	Page T	itle:	815LPI OT_CFG		Y			
Mac Zhang Drawn by:	Page T	itle:	OT_CFG		Y			l Re

