


Module Number	DIR-3060
Product Type	4 LAN+1 WAN+2.4G 2T2R+5G Low Band 2T2R+5G High Band 4T4 +WPS+RESET+POWER

Revision History

Version	Description	Designer	Date
0.1	Initial release	liuying	2017/03/09

T&W ELECTRONICS		DIR-3060						
		Cover						
Size Document Num		ber	Design By:		Review By:			Rev
В			Liuying					0.1
Date:	1			Sheet	1	of	23	•
				1				


5





DIR-3060


Block Diagram


Size Document Number Design By: Review By: Rev
Lityring 0.1
























3.3V to 1.5V LDO Converter







Boot Strapping

Pin Name	Description	Value					
		For non scan mode:	For FT mode:				
SPI_CLK	DRAM_FROM_EE	0: DRAM/PLL configuration from EEPROM	0: SUTIF				
		1: DRAM configuration from Auto Detect	1: 3-wire SPI				
{SPI_CS1_N, SPI_CS0_N, MDC_}	XTAL_MODE	011: 40 MHz, Self Oscillation mode	100: 40 MHz, Single end input 101: 40 MHz, differential input 110: 25 MHz, Self Oscillation mode 111: 25 MHz, Single end input				
PERST_N	OCP_RATIO	0: 1:3 1: 1:4					
TXD2	DRAM_TYPE	0: DDR3 1: DDR2					
{RTS2_N, RTS3_N, TXD1, GPIO0}	CHIP_MODE[3:0]	1: DDR2 0000: Normal / Boot from SPI 4-byte address and XTAL clock 0001: Normal / Boot from ROM (NAND page 2k+64 bytes) 0010: Normal / Boot from SPI 3-byte address 0011: Normal / Boot from SPI 4-byte address 0100: iNIC RGMI / Boot from ROM 0100: iNIC RGMI / Boot from ROM 0101: iNIC MII / Boot from ROM 0110: iNIC RVMI / Boot from ROM 0110: iNIC RVMI / Boot from ROM 1010: iNIC RGMI / Boot from ROM 1000: iNIC RGMI / Boot from ROM and XTAL clock 1001: Normal / Boot from internal SRAM 1010: Normal / Boot from ROM (NAND page 2k+128 bytes) 1101: Normal / Boot from ROM (NAND page 4k+128 bytes) 1100: Normal / Boot from ROM (NAND page 4k+224 bytes) 1101: Debug mode 1110: Scan mode 1111: Final Test					

		Giga Swit	ch Hardware Trap	
Pin Name	Trap	Fuction	Description	Defaul
P0_LED_0	HWTRAP[0]	HT_CHIP_MODE[0]	chip_mode[3:0]□ 4*b0000: LibQ mode□ 4*b0001: LiDEX mode□ 4*b0011: NANDTREE mode 4*b0101: RING mode (both IO and std-cell) 4*b0101: SCAN mode (internal) 4*b0110: SCAN-COMP mode (compression)□ 4*b0111: SCAN-MBIST-OLT mode□ 4*b1011: SCAN-MBIST-OLT mode□ 4*b1001: GPHY ATE mode□ 4*b1001: GPHY ADUMP mode□ 4*b1011: GPHY ADUMP mode□ 4*b1101: Reserved 4*b1101: Reserved 4*b1101: Reserved 4*b1101: hootup probe mode 4*b1111: normal mode	4'5111
P1_LED_0	HWTRAP[1]	HT_CHIP_MODE[1]	 	
P2_LED_0	HWTRAP[2]	HT_CHIP_MODE[2]		
P0_LED_1	HWTRAP[3]	HT_CHIP_MODE[3]		
P3_LED_0	HWTRAP[9]	HT_XTAL_FSEL[0]	External Crystal Frequency Selection xtal_freq_self[:0] 2'b01: 20MHz 2'b10: 40MHz 2'b11: 25MHz	2'b10
P4 LED 0	HWTRAP[10]	HT XTAL FSEL[1]		

