	A	В		С			D		
						REVISION	IS		\neg
			RE	V ECI	N DESCRIPTION		DATE	ENG APPROVAL	
			1	-	Initial Release		05/14/20	A. Tali	\neg
			2	-	Change P1 and P2 pitch	from .1 to .156	07/02/20	A. Tali	\dashv
			3	-	Remove R2 and R4 and r		07/16/20	M. Huneycutt	\exists
			A	-	Release to Manufacturing]	08/19/20	M. Huneycutt	\dashv
			В	-	Changed to SMD, and ad	Ided ICL (RT1)	08/26/20	M. Huneycutt	
			C	-	Added bypass for RT1 for	r single	09/10/20	M. Huneycutt	
	1. Instructions:		D	446	Added D5		09/21/20	M. Huneycutt	
	Assemble boards in accordance with IPC-A-	-610 Class 2. aterials, and processes used to produce this design are i	n accordance with the RoHS directive	2011/65	/EU.		,		
	2. Tooling Files and BOM: Tooling files listed in README.TXT of E4D Technologies controlled file 45013031_Power_Entry_D.zip. BOM supplied by E4D Technologies File =Variant_Name _D.=Unit_Type.xlsx, and supersedes any other document.								
	 Solder: Solder paste and solder wire to be Lead free 	e RoHS compliant.							
	 Depanelization: Depanelize and bag/label boards individua 	ally with convenient size label (see LABELING); finish edge							
	After de-panelization, board dimensions to r 5. Cleaning:	remain within tolerance and all polyimide, fiberglass, co	pper, epoxy or any other residue to be	e remove	ed.				
	Clean circuits after assembly according to If	PC J-STD-001.							
	Line1: VYWWNNNN (0.04" minimum text heig V=assembly revision level,	enient size in the area indicated on Primary Side, with fo ght)	rmat:						
	Y=last digit of assembly year WW=week number of year, NNNN=unit number of week. Example: A7251234 Line2: E4D PCB assembly # and Revision (0.0 Example: 1234578 Rev. A	04" minimum text height)							
	7. Testing: Conducted using E4D testing equipment an	nd documentation, if available.							
	8. Packaging: Finished PCB assemblies should be wrapped in bubble wrap and then placed in an ESD bag labeling the outside of the bag with the PCB assembly # and Revision. Refer to D4D specification 10571700.								
	9. External References:		.go oomado of the bag will the f Cb	assortio!	, and Revision, Refer to Date		··		
	ISO Standard 13485:2003, Section 7.5, 8.2.4 G IPC-A-610 Acceptability of Electronic Assem								
						Γ			-
	Controlled Document						Document Status:		
						AME DATE			
				2. REMOV	/E SHARP EDGES.		E4D Technologies,	LLC 7	
	HOLE DIA ±0.0762 HOLE LOCATION ±0.0762 ENG APPR. 9/21,				9/21/2020	OLE CAME TO A	E4D TECHNOLOGIE	ES	
	HOLE TO EDGE ±0.127 ROUTED FEATURE:±0.127 MFG APPR.					1	TITLE CIRCUIT CARD ASSEMBLY		
PROPRIETARY AND CONFIDENTIAL: THE INTERPRET GEOMETRIC TOLERANCING PER: ANSI Y14.5 M							CASPR Power Entry		
INFORMATION CONTAINED IN THIS DRAWING IS THE SOLE PROPERTY OF D4D technologies L.P. TOLERANCING PER:ANSI Y14.5 M Notes MATERIAL =Material				-	SIZE DWG. NO.	REV	\dashv		
			ANY REPRODUCTION IN PART OR AS A WHOLE WITHOUT THE WRITTEN PERMISSION OF D4D		-MUTCHUI		в СА45013	001 _D	
			technologies L.P. IS PROHIBITED.	DON	IOT SCALE DRAWING	<u> </u>	SCALE: 1:1		\dashv
			UNLESS OTHERWISE SPECIFIED.				SCALE: []]	SHEET 1 OF 2	
				_			Б		

