{"payload":{"header_redesign_enabled":false,"results":[{"id":"422766094","archived":false,"color":"#adb2cb","followers":1,"has_funding_file":false,"hl_name":"jiegec/vfloat","hl_trunc_description":"Mirror of <a href=\"https://coe.northeastern.edu/Research/rcl/projects/floatingpoint/index.html\" rel=\"nofollow\">https://coe.northeastern.edu/Research/rcl/projects/floatingpoint/index.html</a>","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":422766094,"name":"vfloat","owner_id":6127678,"owner_login":"jiegec","updated_at":"2021-10-30T02:42:57.873Z","has_issues":true}},"sponsorable":false,"topics":["vhdl","fpu","vfloat"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":112,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ajiegec%252Fvfloat%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/jiegec/vfloat/star":{"post":"9jTZQ7cB9niIfqUjm_gubUXEZle2FmxQ3_yFyHuE24KKRjYDejyD4XoMmblv8sas3SJ0iWU1eEB6LfIy50mUVg"},"/jiegec/vfloat/unstar":{"post":"8lM4ldUzK7rIvLteSesrAo09VjU8eWH_MGqZsxVg_pPd8z8OLV1NinaulI6dfpCa1tufzAQC5UUZr5P86dE9qg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"GrhGJpnKALH0Ep9wJP6CAfQuUSXeIGXrUZhU99Jr99mj7ow1Nb7VuPXSS2QlkWQVjC4DefRCbwA-6lOJ9rmT-w"}}},"title":"Repository search results"}