EEE 51: Second Semester 2017 - 2018

Lecture 4

Single-Stage Amplifiers

Today

- Single-Stage Amplifiers

A More Practical Common-Emitter Bias Strategy

- The Fixed-Bias CE Amplifier → only 1 DC source



DC Block capacitor

KVL at the input loop:

$$V_{CC} - I_{B,Q}R_B - V_{BE,Q} = 0$$

$$V_{CC} - \frac{I_{C,Q}}{\beta}R_B - V_T \ln\left(\frac{I_{C,Q}}{I_S}\right) = 0$$

Non-linear! How do we solve this?

- Graphical
- Numerical / iterative
  - put those EEE 11/13 skills to good use ☺

Iterative Solution

$V_{CC} = 5\text{V}$

$\beta = 100$

$R_B = 500\text{k}\Omega$

$V_T = 26\text{mV}$

$I_S = 0.2\text{fA}$



$$V_{CC} - \frac{I_{C,Q}}{\beta} R_B - V_T \ln\left(\frac{I_{C,Q}}{I_S}\right) = 0$$

Rewrite:

$$I_{C,Q}^A = \frac{\beta}{R_B}\left[V_{CC} - V_T \ln\left(\frac{I_{C,Q}^B}{I_S}\right)\right]$$

	$I_{C,Q}^B$	$I_{C,Q}^A$
Initial guess →	1mA	0.8479mA
	0.8479mA	0.8488mA
	0.8488mA	0.8488mA

$$\boxed{I_{C,Q} = 848.8\mu\text{A}}$$

Recall: Basic Common-Emitter Amplifier



	V_{IN} [mAV]	$I_{C,Q}$ [mA]	V_{OUT} [V]	A_v $[\frac{V}{V}]$
Point A	672.5	1	4.5	−21.7
Point B	709.5	5	2.5	−108.7
Point C	718.9	7.5	1.25	−163.0

For a wide range of currents,

$$V_{BE} \approx 0.7\text{V}$$

What if we use this approximation?

Fixed-Bias Common-Emitter Amplifier Bias

$$V_{CC} = 5\text{V}$$
$$\beta = 100$$
$$R_B = 500\text{k}\Omega$$
$$V_T = 26\text{mV}$$
$$I_S = 0.2\text{fA}$$



$$V_{CC} - \frac{I_{C,Q}}{\beta} R_B - V_T \ln\left(\frac{I_{C,Q}}{I_S}\right) = 0$$

$$V_{CC} - \frac{I_{C,Q}}{\beta} R_B - 0.7\text{V} = 0$$

Thus,

$$I_{C,Q} = \beta \cdot \frac{V_{CC} - 0.7\text{V}}{R_B}$$
$$= 860\mu\text{A}$$

Iterative solution:

$I_{C,Q} = 848.8\mu\text{A}$ (error less than 2%)

Is this approximation good enough? → It depends on the application!

Small Signal Model



<u>Open</u>: at DC
<u>Short</u>: everywhere else

$$G_m = g_m$$
$$R_i = r_\pi \parallel R_B$$
$$R_o = r_o \parallel R_L$$
$$A_v = -G_m R_o$$
$$= -g_m\left(r_o \parallel R_L\right)$$

Input resistance changes



Common-Emitter → refers to the small signal model

Fixed-Bias Limitations

- β-variations



- Due to manufacturing imperfections

$$\beta = \beta_{\text{nominal}} \pm 50\%$$

- β doubles for every 80C° rise in temp

Recall: $I_{C,Q} = \beta \cdot \dfrac{V_{CC} - 0.7\text{V}}{R_B}$

$I_{C,Q}$ can vary by a lot → due to β variations!

Can we do better than this?

Emitter-Degenerated Common-Emitter Amplifier



KVL at the input loop:

$$V_{CC} - I_{B,Q}R_B - V_{BE,Q} - I_{E,Q}R_E = 0$$

$$V_{CC} - \frac{I_{C,Q}}{\beta}R_B - 0.7\text{V} - I_{C,Q}\left(1+\frac{1}{\beta}\right)R_E = 0$$

Solving for the collector current:

$$I_{C,Q} = \beta\frac{V_{CC} - 0.7\text{V}}{R_B + (\beta+1)R_E}$$

Is this bias scheme better?

For β → ∞:

$$I_{C,Q} \approx \frac{V_{CC} - 0.7\text{V}}{R_E}$$

Independent of β

Formalizing Parameter Effects

Define <u>Sensitivity</u> of X to Y as $S_Y^X = \frac{\partial X}{\partial Y}$ $\Rightarrow$ $\Delta X = S_Y^X \cdot \Delta Y = \frac{\partial X}{\partial Y} \cdot \Delta Y$

Fixed-Bias

$$I_{C,Q} = \beta \cdot \frac{V_{CC} - 0.7\text{V}}{R_B}$$

$$S_\beta^{I_{C,Q}} = \frac{\partial I_{C,Q}}{\partial \beta} = \frac{\partial}{\partial \beta}\left(\beta \cdot \frac{V_{CC} - 0.7\text{V}}{R_B}\right)$$

$$= \frac{V_{CC} - 0.7\text{V}}{R_B}$$

Constant sensitivity

Decreasing sensitivity as β increases

Emitter-Degeneration

$$I_{C,Q} = \beta \frac{V_{CC} - 0.7\text{V}}{R_B + (\beta + 1) R_E}$$

$$S_\beta^{I_{C,Q}} = \frac{\partial I_{C,Q}}{\partial \beta} = \frac{\partial}{\partial \beta}\left(\beta \frac{V_{CC} - 0.7\text{V}}{R_B + (\beta + 1) R_E}\right)$$

$$= \frac{V_{CC} - 0.7\text{V}}{R_B} \cdot \frac{1 + \frac{R_E}{R_B}}{\left(1 + (\beta + 1)\frac{R_E}{R_B}\right)^2}$$

DC Effects of R_E



Output KVL:

$$V_{CC} - I_{C,Q}R_L - V_{CE,Q} - I_{E,Q}R_E = 0$$

$$V_{CC} - I_{C,Q}R_L - V_{CE,Q} - I_{C,Q}\left(1+\frac{1}{\beta}\right)R_E = 0$$

To keep Q_1 in the forward-active region:

$$V_{CE,Q} > V_{CE,sat}$$

Thus, $V_{CE,sat} < V_{CC} - I_{C,Q}R_L - I_{C,Q}\left(1+\frac{1}{\beta}\right)R_E$

$$\boxed{R_E < \frac{V_{CC} - I_{C,Q}R_L - V_{CE,sat}}{I_{C,Q}\left(1+\frac{1}{\beta}\right)}}$$

$$V_{OUT} = ?$$

Small Signal Equivalent Circuit



Let's look at the degenerated transistor first
→ Derive the 2-port equivalent circuit

The Emitter-Degenerated Transistor (1)

- Calculating the transconductance

$$G_m^{'} = \frac{i_{out}^{'}}{v_{in}^{'}}$$



no load

KCL at the emitter node:

$$\frac{v_e^{'} - v_{in}^{'}}{r_\pi} + \frac{v_e^{'}}{R_E} + \frac{v_e^{'}}{r_o} - g_m\left(v_{in}^{'} - v_e^{'}\right) = 0$$

$$v_e^{'} = v_{in}^{'} \cdot \frac{g_m + \frac{1}{r_\pi}}{g_m + \frac{1}{r_\pi} + \frac{1}{r_o} + \frac{1}{R_E}}$$

The Emitter-Degenerated Transistor (2)

KCL at the collector:

$$i'_{out} = g_m\left(v'_{in} - v'_e\right) - \frac{v'_e}{r_o}$$

Recall:

$$v'_e = v'_{in} \cdot \frac{g_m + \frac{1}{r_\pi}}{g_m + \frac{1}{r_\pi} + \frac{1}{r_o} + \frac{1}{R_E}}$$



$$i'_{out} = v'_{in} \cdot g_m \cdot \frac{\frac{1}{R_E} - \frac{1}{g_m r_o r_\pi}}{g_m + \frac{1}{r_\pi} + \frac{1}{r_o} + \frac{1}{R_E}}$$

$$G'_m = \frac{i'_{out}}{v'_{in}} = g_m \cdot \frac{\frac{1}{R_E} - \frac{1}{g_m r_o r_\pi}}{g_m + \frac{1}{r_\pi} + \frac{1}{r_o} + \frac{1}{R_E}}$$

The Emitter-Degenerated Transistor (3)

Assume:

$$g_m r_o >> 1$$

$$g_m r_\pi = \beta >> 1$$

$$r_o >> R_E$$

$$r_\pi >> R_E$$



$$G_m' = \frac{i_{out}'}{v_{in}'} = g_m \cdot \frac{\frac{1}{R_E} - \frac{1}{g_m r_o r_\pi}}{g_m + \frac{1}{r_\pi} + \frac{1}{r_o} + \frac{1}{R_E}} \approx \frac{g_m}{1 + g_m R_E} < g_m$$

The transconductance is degenerated by R_E

The Emitter-Degenerated Transistor (4)

- Calculating the output resistance

$$R_o' = \frac{v_{test}}{i_{test}}$$



By inspection:

$$v_e' = i_{test} \cdot \left(r_\pi \parallel R_E\right) = -v_{be}$$



Current through r_o:

$$\begin{aligned} i_{r_o} &= i_{test} - g_m v_{be} = i_{test} + g_m v_e' \\ &= i_{test} \cdot \left(1 + g_m \left(r_\pi \parallel R_E\right)\right) \end{aligned}$$

Solving for v_{test}:

$$v_{test} = i_{r_o} r_o + v_e' = i_{test} \cdot \left[r_o + g_m r_o \left(r_\pi \parallel R_E\right) + \left(r_\pi \parallel R_E\right)\right]$$

The Emitter-Degenerated Transistor (6)



Assume:

$$g_m r_o >> 1$$

$$g_m r_\pi = \beta >> 1$$

$$r_o >> R_E$$

$$r_\pi >> R_E$$

Recall:

$$v_{test} = i_{test} \cdot \left[r_o + g_m r_o \left(r_\pi \parallel R_E \right) + \left(r_\pi \parallel R_E \right) \right]$$

Solving for R'$_o$:

$$R_o^{'} = \frac{v_{test}}{i_{test}} = \left[r_o + g_m r_o \left(r_\pi \parallel R_E \right) + \left(r_\pi \parallel R_E \right) \right]$$

$$\approx r_o + g_m r_o R_E \approx r_o \left(1 + g_m R_E \right) >> r_o$$

The Emitter-Degenerated Transistor (7)

- Calculating the input resistance

$$\boxed{R_i' = \frac{v_{test}'}{i_{test}'}}$$



test current source

no load

The Emitter-Degenerated Transistor (8)



By inspection:

$$v_e' = \left(i_{test}' + g_m v_{be}\right)\cdot\left(r_o \parallel R_E\right)$$
$$= i_{test}'\left(1 + g_m r_\pi\right)\cdot\left(r_o \parallel R_E\right)$$

$$v_{test}' = v_{be} + v_e' = i_{test}' r_\pi + i_{test}'\left(1 + g_m r_\pi\right)\cdot\left(r_o \parallel R_E\right)$$
$$= i_{test}'\cdot\left[r_\pi + g_m r_\pi\left(r_o \parallel R_E\right) + \left(r_o \parallel R_E\right)\right]$$

The Emitter-Degenerated Transistor (9)

Assume:

$g_m r_o >> 1$

$g_m r_\pi = \beta >> 1$

$r_o >> R_E$

$r_\pi >> R_E$



Recall:

$$v'_{test} = i'_{test} \cdot \left[r_\pi + g_m r_\pi \left(r_o \parallel R_E \right) + \left(r_o \parallel R_E \right) \right]$$

Solving for R'$_i$:

$$R'_i = \frac{v'_{test}}{i'_{test}} = \left[r_\pi + g_m r_\pi \left(r_o \parallel R_E \right) + \left(r_o \parallel R_E \right) \right]$$

$$\approx r_\pi \cdot \left(1 + g_m R_E \right) > r_\pi$$

The Emitter-Degenerated Transistor (10)



Degenerated transistor small signal equivalent



Transconductance → reduced (degenerated) by $(1+g_mR_E)$
Resistances → increased by $(1+g_mR_E)$

Is this good or bad?

Emitter-Degenerated Common-Emitter Amplifier

Overall analysis is now easy!



By inspection:

Assume:

$$r_o >> R_L$$

$$r_\pi >> R_B$$

$$R_i = r_\pi \cdot (1 + g_m R_E) \parallel R_B \approx R_B$$

$$G_m = \frac{g_m}{1 + g_m R_E}$$

$$R_o = r_o (1 + g_m R_E) \parallel R_L \approx R_L$$

Voltage gain: $$A_v = -G_m R_o = -\frac{g_m R_L}{1 + g_m R_E}$$

Next Meeting

- Single-Stage Amplifiers
  - Common-Source Amplifier
  - Common-Base / Common-Gate Amplifier
  - Common-Collector / Common-Drain Amplifier