



Trace32 _Cache性能分析

- Cache 介绍
- Trace32工具下Cache性能分析







Trace32_Cache性能分析

- > Cache 介绍
- Trace32 下Cache性能分析



Cache 介绍

- Cache工作原理
- Cache性能分析



Cache 工作原理

- Cache 又叫高速缓冲寄存器,位于CPU与内存之间,是一种特殊的存储器子系统。
- 程序执行的局部性:
 - 1. 时间局部性:最近访问过的代码可能是不久将被访问的代码。
 - 2. 空间局部性: 地址相邻的代码可能会被一起访问

即:对局部存储器地址频繁访问,而对此地址范围外访问甚少的现象



根据局部性原理,可以在主存和CPU之间设置一个高速的,容量相对较少的存储器,如果当前正在执行的程序和数据存放在这个存取器中,则当程序运行时,不必从主存存取指令和取数据,而是直接访问这个高速存储器即可,提高程序的执行速度,这个存储器称为高速缓冲存取器即Cache.

Cache-主存层次:

CPU
Cache
主存



- CPU在访问内存时,首先判断所要访问的内容是否在cache中,如果在,则称为命中(hit),此时CPU直接从cache中调用该内容;否则称为未命中(miss),CPU会通过cache对主存中的相应内容进行操作。
- 命中率: CPU要访问的信息在Cache 中的比率
- 未命中率: CPU要访问的信息不在Cache 中的比率



Cache 性能分析

Cache 系统加速比Sp

运用Cache 技术主要目的是提高CPU对存取器的访问速度,加速比是其重要的性能参数。

$$S_p = \frac{T_m}{T} = \frac{T_m}{H \cdot T_c + (1 - H) \cdot T_m} = \frac{1}{(1 - H) + H \cdot \frac{T_c}{T_m}}) = f(H, \frac{T_m}{T_c})$$

Lauterbach Academy


其中: T = Hx T_c + (1-H)x T_m

T_m为主存储器的访问周期,T_c为Cache的访问周期,T_m为Cache存储系统的等效访问周期,H为命中率。



■可以看出,加速比的大小与两个因素有关:命中率H及Cache与主存访问周期的比值T_c/T_m。一旦器件选定,主存访问周期的比值T_c/T_m基本确定。 所以通常采用"命中率"来测量cache的效率,命中率越高加速比越大。

■ 右图显示Sp与H关系:





举例说明

■ 例如:假设RAM的存取时间为8ns, CACHE的存取时间为1ns:

若命中率H=95%: T=1ns×95% + 8ns×5% = 1.35ns

若命中率H=90%: T=1ns×90% + 8ns×10% = 1.7ns


若命中率H=60%: T=1ns×60% + 8ns×40% = 3.8ns


T:系统的平均存取速度≈Cache存取速度×命中率 +RAM存取速度×不命中率



影响Cache 命中率的因素

- Cache的容量
- 块的大小
- 映象方式
- 替换算法
- 程序执行中地址流的分布








Trace32 下Cache性能分析

- Cache 介绍
- ▶ Trace32下Cache性能分析



缓存使用率分析:





Trace32工具下Cache性能分析

- Trace32 tool: PowerTrace
- Cache性能分析目的:验证cache的使用效率
- Cache性能分析前提:

instruction cache Analysis:

Program flow is sampled into the trace buffer data cache Analysis:

At least the address for the read and write accesses are sampled into the trace buffer




- Cache analysis is a part of CTS functionality
- Recommand:
 use the trace in FIFO or LEASH mode
- no trace filters should be used




定义Cache Structure

■ 1. 在SYSTEM window 选择CPU






■ 2.打开CACHE.VIEW window





3.Define MMU Architecture



Note:set to NONE if:

- 1. The cache analysis is not full implemented for the select CPU
- 2. For the select CPU, a pro/data flow can only be sampled to the trace after the cache was off




单个函数Cache 性能分析

■ 示意图:

 The prog/data flow sampled to the trace

The current state of the target






Genenral Analysis

1. Select the MODE CACHE in the CTS window






2. Push the VIEW button in the CTS.CACHE window






3. Push the Process button in the CTS.CACHE.VIEW window






4. Open a trace listing and se t a reference point to the function entry:






 5. Move to cursor to the end of the function and use the command SET CTS.






The cache analysis displays the following results:





Cache 性能选项解释






	III / Lil TD+OFeel	,		
unknown	all accesses for which TRACE32 has no information			
	The cache analysis is based on the memory addresses recorded in the trace buffer. Before the first memory address is mapped to a specific cache line the contents of this cache line is unknown. Other reasons for unknown are: gaps in the trace recording, missing address information etc.			
	(percentage is based on all memory accesses)			
cached	number of accesses to cached addresses			
	(percentage is based on all memory accesses)			
hits	number of cache hits	copybacks	number of	cache lines that were copied back to memory
	(percentage is based on all cached accesses)		(percentag	ge is based on all memory accesses)
miss	number of cache misses	writethrus	number of	cache lines that were written through to memory
	(percentage is based on all cached accesses)		(percentag	ge is based on all memory accesses)
victims	number of cache victims	nawrites	writes in a	read-allocated cache
	(percentage is based on all cached accesses)		(percentag	ge is based on all memory accesses)
		reads	number of	not-cached reads
			(percentag	ge is based on all memory accesses)
		writes		not-cached writes ge is based on all memory accesses)
		trashes		accesses (ARM11 only) ge is based on all memory accesses)



Analysis for single Cache Set


- Which cache sets have a particular high cache victim rate?(too many memory addresses are mapped to these sets)
- Are there any cache sets not being or hardly being used?(sets that are suitable for address relocated)








- Which memory address compete for heavily used cache set?(code/data that has to be relocated)
- Double click the address...





 View the memory contents for a selected address by double click.






Calculation Details


See how much number of cache hits\misses\ unknown for each assemble line process as follows:

1. Select CTS mode CACHE in the CTS window:






2. Open a CTS.LIST Window





3. Click to the small dot beside a hll line





I: <mode> <hits>/<misses></misses></hits></mode>	Instruction cache hits and misses		
I: <mode> <number>?</number></mode>	Number of unknown accesses to the instruction cache		
I: NC <number></number>	Number of accesses to not cached instruction addresses		
D: <mode> <hits>/<misses></misses></hits></mode>	Data cache hits and misses		
D: <mode> <number>?</number></mode>	Number of unknown accesses to the data cache		
D: NC <number></number>	Number of accesses to not cached data addresses		


Mode	
WT	Write Through
СВ	Copy Back



Trace-based debugging with cache display


If you perform trace-based debugging you can also watch the changes in the caches

1. select CTS mode CACHE in CTS window






2.Select the start point for trace-based debugging





 3. Open a CACHE.DUMP window to watch the changes in the cache while re-debugging the trace contents.





Cache analysis whit an trace32 instruction set simulator

Export required data from PowerTrace

```
Trace.SAVE cache ; save the contents of the ; trace buffer to a file

Data.SAVE.S3record mmu A:0x1000++0xfff ; Save MMU translation table ; to file
```

 Check the value of the MMU control register, they need to be set the same values in the TRACE32 instruction set simulator



Setup the TRACE32 instruction set simulator for the cache analysis

1. Select the CPU and activate the simulator

```
SYStem.Down
SYStem.CPU ARM925T
SYStem.Up
```

2. Load the MMU translation table

```
Data.LOAD.S3record mmu
```

3. Configure the MMU control register

```
Data.Set C15:1 0x127f ; example for ARM9 here

Data.Set C15:2 0xa000000

Data.Set C15:3 0x55555555
```



4. Load trace contents from file

```
Trace.LOAD cache

Trace.List /FILE ; display trace contents loaded from ; the file
```

5. Configure CTS

```
CTS.Mode CACHE ; switch on the cache analysis within ; CTS

CTS.UseMemory OFF ; current contents of the target memory ; can not be used for cache analysis

CTS.UseRegister OFF ; current contents of the CPU registers ; can not be used for cache analysis
```



 6. Configure the cache structure, if this is not automatically done by selecting the CPU

```
CTS.CACHE.WAYS 4.

CTS.CACHE.SETS IC 512.

CTS.CACHE.SETS DC 128.
...
```

7. Process the cache analysis

```
CTS.PROCESS /FILE
```





Thanks for your attendance!

Sales:sales_cn@lauterbach

Support:support_cn@lauterbach

FAQ: http://www.lauterbach.com/faq.html