



# Trace32 \_Cache性能分析

- Cache 介绍
- Trace32工具下Cache性能分析



	cached	hits	misses
cachedew	295.	290.	98.305%
main	295.	290.	98.305%
cachedewad	295.	290.	98.305%
sievead	32282.	29974.	92.858%
dosomethingad	10842.	10831.	99.898%
someother_codead	8960.	8318.	92.834%
getsomethingad			
moreother_codead			
dosomethingelsead			
cachedenogood			
sievegood			
dosomethinggood			
someother_codegood			
getsomethinggood			
moreother_codegood			
dosomethingelsegood			



# Trace32 \_Cache性能分析

- Cache 介绍
- Trace32 下Cache性能分析

# Cache 介绍

- Cache工作原理
- Cache性能分析


# Cache 工作原理

- Cache 又叫高速缓冲寄存器，位于CPU与内存之间，是一种特殊的存储器子系统。
- 程序执行的局部性：
  1. 时间局部性：最近访问过的代码可能是不久将被访问的代码。
  2. 空间局部性：地址相邻的代码可能会被一起访问

即：对局部存储器地址频繁访问，而对此地址范围外访问甚少的现象

- 根据局部性原理，可以在主存和CPU之间设置一个高速的，容量相对较少的存储器，如果当前正在执行的程序和数据存放在这个存取器中，则当程序运行时，不必从主存存取指令和取数据，而是直接访问这个高速存储器即可，提高程序的执行速度，这个存储器称为高速缓冲存取器即Cache.

- Cache-主存层次：



- CPU在访问内存时，首先判断所要访问的内容是否在cache中，如果在，则称为命中（hit），此时CPU直接从cache中调用该内容；否则称为未命中（miss），CPU会通过cache对主存中的相应内容进行操作。
- 命中率：CPU要访问的信息在Cache中的比率
- 未命中率：CPU要访问的信息不在Cache中的比率

# Cache 性能分析

## ■ Cache 系统加速比 $S_p$

运用Cache 技术主要目的是提高CPU对存取器的访问速度，加速比是其重要的性能参数。


$$S_p = \frac{T_m}{T} = \frac{T_m}{H \cdot T_c + (1-H) \cdot T_m} = \frac{1}{(1-H) + H \cdot \frac{T_c}{T_m}} = f\left(H, \frac{T_m}{T_c}\right)$$

其中： $T = H \times T_c + (1-H) \times T_m$

$T_m$ 为主存储器的访问周期， $T_c$ 为Cache的访问周期， $T$ 则为Cache存储系统的等效访问周期， $H$ 为命中率。

- 可以看出，加速比的大小与两个因素有关：命中率 $H$ 及Cache与主存访问周期的比值 $T_c/T_m$ 。一旦器件选定,主存访问周期的比值 $T_c/T_m$ 基本确定。  
所以通常采用“命中率”来测量cache的效率，命中率越高加速比越大。

- 右图显示 $S_p$ 与 $H$ 关系：





## 举例说明

- 例如：假设RAM的存取时间为8ns，CACHE的存取时间为1ns:

若命中率H=95%:  $T = 1\text{ns} \times 95\% + 8\text{ns} \times 5\% = 1.35\text{ns}$



若命中率H=90%:  $T = 1\text{ns} \times 90\% + 8\text{ns} \times 10\% = 1.7\text{ns}$

若命中率H=60%:  $T = 1\text{ns} \times 60\% + 8\text{ns} \times 40\% = 3.8\text{ns}$

T:系统的平均存取速度 $\approx$ Cache存取速度 $\times$ 命中率  
+RAM存取速度 $\times$ 不命中率

# 影响Cache 命中率的因素

- Cache的容量
- 块的大小
- 映象方式
- 替换算法
- 程序执行中地址流的分布



# Trace32 下Cache性能分析

- Cache 介绍
- Trace32下Cache性能分析

## 缓存使用率分析:

B::CTS.CACHE.ListLine DC

Params... Config... Addresses Functions Variables Lines

POS: 0.

address	cached	hits		misses	victims
DC:00000770	77021.	76774.	99.679%	245.	245.
DC:00000E80	77199.	76954.	99.682%	243.	243.
DC:00000890	39135.	38897.	99.391%	236.	236.
DC:00000090	1484.	1248.	84.097%	234.	234.
DC:000000B0	1459.	1224.	83.893%	233.	233.
DC:000007D0	76850.	76616.	99.695%	232.	232.
DC:000009A0	76825.	76591.	99.695%	232.	232.
DC:00000BF0	39046.	38815.	99.408%	229.	229.
DC:00000120	1501.	1270.	84.610%	229.	229.

If the cache is used effectively the number of cache victims is evenly distributed

B::CTS.CACHE.ListLine DC

Params... Config... Addresses Functions Variables Lines

POS: 0.

address	cached	hits		misses	victims
DC:00000820	304536.	190261.	62.475%	114273.	114273.
DC:000008C0	266765.	152492.	57.163%	114271.	114271.
DC:000007E0	266579.	152337.	57.145%	114240.	114240.
DC:000007F0	266570.	152375.	57.161%	114193.	114193.
DC:00000800	190658.	76474.	40.110%	114182.	114182.
DC:00000810	266548.	189996.	71.280%	76550.	76550.
DC:00000870	116103.	114895.	98.959%	1206.	1206.
DC:00000840	152751.	151863.	99.418%	886.	886.
DC:00000830	114057.	114170.	99.400%	677.	677.
DC:00000770	77021.	76774.	99.679%	245.	245.
DC:00000E80	77199.	76954.	99.682%	243.	243.
DC:00000890	39135.	38897.	99.391%	236.	236.
DC:00000090	1484.	1248.	84.097%	234.	234.
DC:000000B0	1459.	1224.	83.893%	233.	233.
DC:000007D0	76850.	76616.	99.695%	232.	232.
DC:000009A0	76825.	76591.	99.695%	232.	232.
DC:00000BF0	39046.	38815.	99.408%	229.	229.

If the cache is used ineffectively the number of cache victims is unbalanced

## Trace32工具下Cache性能分析

- Trace32 tool: PowerTrace
- Cache性能分析目的：验证cache的使用效率
- Cache性能分析前提：

instruction cache Analysis:

Program flow is sampled into the trace buffer


data cache Analysis:

At least the address for the read and write accesses are sampled into the trace buffer



- Cache analysis is a part of CTS functionality
- Recommend:
  - use the trace in FIFO or LEASH mode
- no trace filters should be used

# 定义Cache Structure


## ■ 1. 在SYSTEM window 选择CPU



## ■ 2.打开CACHE.VIEW window




Display the definition of the  
cache structure






### ■ 3. Define MMU Architecture



Define the MMUArchitecture



MMUArchitecture is set to NONE


Note:set to NONE if:

- 1.The cache analysis is not full implemented for the select CPU
- 2.For the select CPU ,a pro/data flow can only be sampled to the trace after the cache was off

# 单个函数Cache 性能分析


## ■ 示意图:

- The prog/data flow sampled to the trace
- The current state of the target



# General Analysis


- 1. Select the MODE CACHE in the CTS window




Select CTS Mode CACHE

注意：CTS Mode Cache  
耗时、耗内存


- 2. Push the VIEW button in the CTS.CACHE window



- 3. Push the Process button in the CTS.CACHE.VIEW window




- 4. Open a trace listing and set a reference point to the function entry:






- 5. Move cursor to the end of the function and use the command SET CTS.



## ■ The cache analysis displays the following results:

The cache analysis is performed from the trace record at the reference point (18603.) to the trace record at the current cursor position (34650.)


C-R displays the number of trace records between the current cursor position and the reference point as well as the time spent by the program between those records



B::CTS.CACHE.View

POS: 34650. REF: 18603. C-R: +16047. +288.640us

cache	unknown	cached	hits	misses	victim	flushes	copybacks
IC	0.	12624.	11736.	888.	888.	0.	0.
DC	0.	100.000%	92.965%	7.034%	7.034%	0.	0.
L2		3309.	3235.	74.			
L3		96.669%	97.763%	2.236%			
ITLB	0.	0.	0.	0.			
DTLB	0.	0.	0.	0.			
L2TLB							




B::CTS.CACHE.View

POS: 34650. REF: 18603. C-R: +16047. +288.640us

cache	copybacks	writethrus	newrites	reads	writes	trashes
IC	0.	0.	0.	0.	0.	0.
DC	0.	777.	114.	0.	0.	0.
L2		22.699%	3.330%			
L3						
ITLB						
DTLB						
L2TLB						



# Cache 性能选项解释



<b>unknown</b>	<p>all accesses for which TRACE32 has no information</p> <p>The cache analysis is based on the memory addresses recorded in the trace buffer. Before the first memory address is mapped to a specific cache line the contents of this cache line is unknown. Other reasons for unknown are: gaps in the trace recording, missing address information etc.</p> <p>(percentage is based on all memory accesses)</p>		
<b>cached</b>	<p>number of accesses to cached addresses</p> <p>(percentage is based on all memory accesses)</p>		
<b>hits</b>	<p>number of cache hits</p> <p>(percentage is based on all cached accesses)</p>	<b>copybacks</b>	<p>number of cache lines that were copied back to memory</p> <p>(percentage is based on all memory accesses)</p>
<b>miss</b>	<p>number of cache misses</p> <p>(percentage is based on all cached accesses)</p>	<b>writethrus</b>	<p>number of cache lines that were written through to memory</p> <p>(percentage is based on all memory accesses)</p>
<b>victims</b>	<p>number of cache victims</p> <p>(percentage is based on all cached accesses)</p>	<b>nawrites</b>	<p>writes in a read-allocated cache</p> <p>(percentage is based on all memory accesses)</p>
		<b>reads</b>	<p>number of not-cached reads</p> <p>(percentage is based on all memory accesses)</p>
		<b>writes</b>	<p>number of not-cached writes</p> <p>(percentage is based on all memory accesses)</p>
		<b>trashes</b>	<p>discarded accesses (ARM11 only)</p> <p>(percentage is based on all memory accesses)</p>

## Analysis for single Cache Set

- Which cache sets have a particular high cache victim rate?(too many memory addresses are mapped to these sets)
- Are there any cache sets not being or hardly being used?(sets that are suitable for address relocated)

B::CTS.CACHE.View

POS: 131042.


cache	unknown	cached	hits	misses	victims	flushes
IC	71.	113350	111062.	2288.	2288.	0.
DC	0.062%	99.937%	CTS Cache	2.018%	2.018%	0.
	99.	17259	Dump	189.	189.	0.
L2	0.561%	97.912%	List	1.095%	1.095%	0.
L3			Sets			
ITLB	0.	0	Addresses	0.	0.	0.
DTLB	0.	0	Functions	0.	0.	0.
L2TLB			Lines			
			Variables			
			Chart			

B::CTS.CACHE.ListSet IC

POS: 131042.

address	cached	hits	misses	unknown	victims
IC:00000110	1110.	1109.	99.909%	0.	1.
IC:00000120	910.	909.	99.890%	0.	1.
IC:00000130	1090.	1089.	99.908%	0.	1.
IC:00000140	1300.	1298.	99.846%	0.	2.
IC:00000150	7680.	6829.	78.502%	1649.	2.
IC:00000160	8960.	8319.	92.845%	639.	2.
IC:00000170	3200.	3190.	99.937%	0.	2.
IC:00000180	340.	339.	99.705%	0.	1.

- Which memory address compete for heavily used cache set?(code/data that has to be relocated)
- Double click the address..



The screenshot shows a window titled "B::CTS.CACHE.ListRequests IC 0x150". It has a menu bar with "Params...", "Config...", "Addresses", "Functions", "Lines", "Variables", and "Sets". Below the menu bar, it says "POS: 131042.". The main area contains a table with the following data:

address	cached	hits	nisses	unknown	victims	
IC:0000B150	3840.	3520.	91.666%	319.	1.	319.
IC:0000A150	1280.	589.	46.015%	690.	1.	690.
IC:0000C150	2560.	1920.	75.000%	640.	0.	640.

- View the memory contents for a selected address by double click.

B::CTS.CACHE.ListRequests IC 0x150

Params... Config... Addresses Functions Variables Lines

POS: -17.

address	cached	hits	misses	unknown	victims
IC:0000B150	384.	352.	91.666%	31.	1.
IC:0000A150	128.	58.	45.312%	69.	1.
IC:0000C150	256.	192.	75.000%	64.	0.

B::Data.List IC:0xC150 /ICacheHits


Step Over Next Return Up Back Off Mode Find

ic hits	addr/line	code	label	mnemonic	comment
0.000%	IC:0000C150	0020A0E1		mov	r2,r0
100.000%	IC:0000C154	00F0FFED		bl	0xA15C ; getsonethi
100.000%	IC:0000C158	000002E0		add	r0,r2,r0
100.000%	IC:0000C15C	20109FE5		ldr	r1,0xC184
0.000%	IC:0000C160	001091E5		ldr	r1,[r1]
100.000%	IC:0000C164	010080E0		add	r0,r0,r1
100.000%	IC:0000C168	14109FE5		ldr	r1,0xC184
100.000%	IC:0000C16C	000001E5		str	r0,[r1]
90.950%	2476			return counts;	
96.875%	IC:0000C170	0C009FE5		ldr	r0,0xC184
100.000%	IC:0000C174	000090E5		ldr	r0,[r0]

## Calculation Details


See how much number of cache hits\misses\unknown for each assemble line process as follows:

- 1. Select CTS mode CACHE in the CTS window:






## ■ 2. Open a CTS.LIST Window





- 3. Click to the small dot beside a hll line




<b>I:</b> <mode> <hits>/<misses>	Instruction cache hits and misses
<b>I:</b> <mode> <number>?	Number of unknown accesses to the instruction cache
<b>I:</b> NC<number>	Number of accesses to not cached instruction addresses
<b>D:</b> <mode> <hits>/<misses>	Data cache hits and misses
<b>D:</b> <mode> <number>?	Number of unknown accesses to the data cache
<b>D:</b> NC<number>	Number of accesses to not cached data addresses

<b>Mode</b>	
<b>WT</b>	Write Through
<b>CB</b>	Copy Back


## Trace-based debugging with cache display

If you perform trace-based debugging you can also watch the changes in the caches

- 1. select CTS mode CACHE in CTS window



- 2. Select the start point for trace-based debugging



- 3. Open a CACHE.DUMP window to watch the changes in the cache while re-debugging the trace contents.

The screenshot displays the TRACE32 debugger interface. The main window shows the 'B::Trace.List' window with a table of trace records. Below it is the 'B::Data.List' window showing assembly code. Overlaid on the right is the 'B::CACHE.DUMP IC' window, which displays a table of cache entries.

**B::Trace.List**

record	run	address	cycle	data	symbol	ti.back
+002008		R:0000C16C	fetch	E5810000	..emobad\dosomethingelsebad+0x24	<0.001us
+002009		R:0000C170	fetch	E59F000C	..emobad\dosomethingelsebad+0x28	0.005us
		ldr r1,0xC184				
+002010		D:0000C184	rd-long	00011314	..emobad\dosomethingelsebad+0x3C	0.005us
+002011		R:0000C174	fetch	E5900000	..emobad\dosomethingelsebad+0x2C	<0.001us
		str r0,[r1]				

**B::Data.List**

addr/line	code	label	mnemonic
SR:0000C150	0020A0E1		mov r2,r0
SR:0000C154	00F8FFEB		bl 0xA15C
SR:0000C158	000002E0		add r0,r2,r0
SR:0000C15C	20109FE5		ldr r1,0xC184
SR:0000C160	001091E5		ldr r1,[r1]

**B::CACHE.DUMP IC**

address	set	way	v	dd	l	00	04	08	0c	address
IC:00000090	0008	01	-	-	-	E3A00000	E8B08010	E92D40F0	E3A04000	\\cache
	0009	00	V	-	-					
	0009	01	-	-	-					
IC:000000A0	000A	00	V	-	-	E3A05000	E3550012	DA000006	EA000006	\\cache
	000A	01	-	-	-					
IC:000000B0	000B	00	V	-	-	E3A02001	E1A01005	EA055002	E59F00B4	\\cache
	000B	01	-	-	-					

At the bottom of the TRACE32 window, there are buttons for 'emulate', 'trigger', 'devices', 'trace', 'Data', 'Var', 'PERF', 'System', 'other', and 'previous'. The 'trace' button is highlighted.

# Cache analysis whit an trace32 instruction set simulator

- Export required data from PowerTrace

```
Trace.SAVE cache                ; save the contents of the  
                                ; trace buffer to a file  
  
Data.SAVE.S3record mmu A:0x1000++0xffff ; Save MMU translation table  
                                ; to file
```

- Check the value of the MMU control register, they need to be set the same values in the TRACE32 instruction set simulator

# Setup the TRACE32 instruction set simulator for the cache analysis

- 1. Select the CPU and activate the simulator

```
SYStem.Down  
  
SYStem.CPU ARM925T  
  
SYStem.Up
```

- 2. Load the MMU translation table

```
Data.LOAD.S3record mmu
```

- 3. Configure the MMU control register

```
Data.Set C15:1 0x127f          ; example for ARM9 here  
  
Data.Set C15:2 0xa000000  
  
Data.Set C15:3 0x55555555
```



## ■ 4. Load trace contents from file

```
Trace.LOAD cache  
  
Trace.List /FILE           ; display trace contents loaded from  
                           ; the file
```

## ■ 5. Configure CTS

```
CTS.Mode CACHE           ; switch on the cache analysis within  
                           ; CTS  
  
CTS.UseMemory OFF        ; current contents of the target memory  
                           ; can not be used for cache analysis  
  
CTS.UseRegister OFF      ; current contents of the CPU registers  
                           ; can not be used for cache analysis
```



- 6. Configure the cache structure ,if this is not automatically done by selecting the CPU

```
CTS.CACHE.WAYS 4.  
CTS.CACHE.SETS IC 512.  
CTS.CACHE.SETS DC 128.  
...
```

- 7. Process the cache analysis

```
CTS.PROCESS /FILE
```

# Q & A

Thanks for your attendance!

Sales:sales\_cn@lauterbach

Support:support\_cn@lauterbach

FAQ: <http://www.lauterbach.com/faq.html>