

Energy Efficient NoC Design for CMP Systems

Pingqiang Zhou

Jieming Yin (Poster Presenter)

Antonia Zhai Sachin S. Sapatnekar


University of Minnesota, Twin Cities Mar 14, 2010


{zhoux205, sachin}@umn.edu {jyin, zhai}@cs.umn.edu

Background:

- ⇒ On-chip interconnection network must satisfy power constrains
- ⇒ Router power
 - Number of ports & buffer size
- ⇒ Link power


Average transmission hops & wire length






Hybrid:

- ⇒ Heterogeneous routers
 - Smaller switches compare to crossbar
 - Fewer hop count compare to mesh



Experimental Results

- ⇒ Design trade-offs compare to crossbar
 - + Power consumption decrease significantly (40%)
 - IPC decrease slightly (5%)



- ⇒ Customized network is more energy efficient in most cases
- ⇒ For 4-core CMP system, a 32% average reduction in ED²P
- ⇒ For 8-core CMP system, a 34% average reduction in ED²P
- ⇒ Improved energy efficiency of on-chip interconnection network with heterogeneous routers
- ⇒ Also work for 16-core system

