

$$Asm_{thrd}(Syscall[tid, \varepsilon'_{cpu}, \varepsilon'_{thrd}]) \vdash \llbracket \mathbf{Ctx} \rrbracket$$

□

$$Asm_{mc}(Boot) \vdash \llbracket \mathbf{CertiKOS} \oplus \mathbf{Ctx} \rrbracket$$

Syscall ... ■ ... ■

□|

⋮

TSched ... ■ ... ■

□|

CSched (*Asm_{cpu}*) ... ■ ■

□|

⋮

Boot (*Asm_{cpu}*) ... ■ ■

□|

Boot (*Asm_{mc}*)

$$Asm_{thrd}(Syscall[tid, \varepsilon'_{cpu}, \varepsilon'_{thrd}]) \vdash \llbracket \mathbf{Ctxt} \rrbracket$$

□|

$$Asm_{thrd}(TSched[tid, \varepsilon'_{cpu}, \varepsilon_{thrd}]) \vdash \llbracket \mathbf{CertiKOS}_{td} \oplus \mathbf{Ctxt} \rrbracket$$

□|

$$Asm_{cpu}(CSched[cid, \varepsilon'_{cpu}]) \vdash \llbracket \mathbf{CertiKOS}_{td} \oplus \mathbf{Ctxt} \rrbracket$$

□|

$$Asm_{cpu}(Boot[cid, \varepsilon_{cpu}]) \vdash \llbracket \mathbf{CertiKOS} \oplus \mathbf{Ctxt} \rrbracket$$

□|

$$Asm_{mc}(Boot) \vdash \llbracket \mathbf{CertiKOS} \oplus \mathbf{Ctxt} \rrbracket$$

(where $\mathbf{CertiKOS} := \mathbf{CertiKOS}_{cpu} \oplus \mathbf{CertiKOS}_{td}$)

Boot (*Asm_{cpu}*) ... ■ ■

⌊

Boot (*Asm_{mc}*)

$Asm_{cpu}(Boot[cid, \varepsilon_{cpu}]) \vdash \llbracket \mathbf{CertiKOS} \oplus \mathbf{Ctxt} \rrbracket$

⌊

$Asm_{mc}(Boot) \vdash \llbracket \mathbf{CertiKOS} \oplus \mathbf{Ctxt} \rrbracket$

- Environment
 - Fixed number of CPUs
 - Fixed initial state for all CPUs
 - Fairness assumptions
- Things to solve
 - Hide non-determinism ①
 - Build environmental context for each CPU ②
 - Prove compositionality of multiple per-CPU machines ③
 - Provide simple environmental context for per-CPU machines ④

Connect Local Layer Interface⁽⁵⁾

(4)

Optimize
environmental context

Introduce per-CPU machine (2)

Introduce partial machine^(2, 3)
and prove linking theorem

Introduce hardware scheduler⁽¹⁾

C : hardware configuration

L : an arbitrary layer with a certain condition

$$\text{Mach}_{\text{LAsm}}(C, L[cid, \varepsilon_{\text{cpu}}]) \vdash \llbracket \mathbf{Prog} \rrbracket$$

\sqcup

$$\text{Mach}_{\text{sep}}(C, L[cid, \varepsilon_{\text{sep}}]) \vdash \llbracket \mathbf{Prog} \rrbracket$$

\sqcup

$$\text{Mach}_{\text{reorder}}(C, L[cid, \varepsilon'_{\text{reorder}}]) \vdash \llbracket \mathbf{Prog} \rrbracket$$

\sqcup

$$\text{Mach}_{\text{reorder}}(C, L[cid, \varepsilon_{\text{reorder}}]) \vdash \llbracket \mathbf{Prog} \rrbracket$$

\sqcup

$$\text{Mach}_{\text{split}}(C, L[cid, \varepsilon]) \vdash \llbracket \mathbf{Prog} \rrbracket$$

\sqcup

$$\text{Mach}_{\text{si_big}}(C, L[cid, \varepsilon]) \vdash \llbracket \mathbf{Prog} \rrbracket$$

\sqcup

$$\text{Mach}_{\text{si_big}}(C, L[cid, \varepsilon]) \vdash \llbracket \mathbf{Prog} \rrbracket$$

\sqcup

$$\text{Mach}_{\text{si}}(C, L[cid, \varepsilon]) \vdash \llbracket \mathbf{Prog} \rrbracket$$

\sqcup

$$\text{Mach}_{\text{env}}(C, L[cid, \varepsilon]) \vdash \llbracket \mathbf{Prog} \rrbracket$$

\sqcup

$$\text{Mach}_{\text{env}}(C, \parallel_{i \in \text{CoreSet}} L[\text{CoreSet}, \varepsilon_{\text{CoreSet}}]) \vdash \llbracket \mathbf{Prog} \rrbracket$$

\sqcup

$$\text{Mach}_{\text{oracle}}(C, L[\varepsilon_{\text{CoreSet}}]) \vdash \llbracket \mathbf{Prog} \rrbracket$$

\sqcup

$$\text{Mach}_{\text{mc}}(C, L) \vdash \llbracket \mathbf{Prog} \rrbracket$$

Connect Local Layer Interface

Optimize
environmental context

Introduce per-CPU machine


Introduce partial machine
and prove linking theorem

Introduce hardware scheduler

$$\begin{array}{c} \text{Mach}_{\text{LAsm}}(\text{MBoot}[cid, \varepsilon_{\text{cpu}}]) \vdash \llbracket \text{CertiKOS} \oplus \text{Ctxt} \rrbracket \\ \sqcup \\ \text{Mach}_{\text{sep}}(\text{MBoot}[cid, \varepsilon_{\text{sep}}]) \vdash \llbracket \text{CertiKOS} \oplus \text{Ctxt} \rrbracket \\ \sqcup \\ \text{Mach}_{\text{reorder}}(\text{MBoot}[cid, \varepsilon'_{\text{reorder}}]) \vdash \llbracket \text{CertiKOS} \oplus \text{Ctxt} \rrbracket \\ \sqcup \\ \text{Mach}_{\text{reorder}}(\text{MBoot}[cid, \varepsilon_{\text{reorder}}]) \vdash \llbracket \text{CertiKOS} \oplus \text{Ctxt} \rrbracket \\ \sqcup \\ \text{Mach}_{\text{split}}(\text{MBoot}[cid, \varepsilon]) \vdash \llbracket \text{CertiKOS} \oplus \text{Ctxt} \rrbracket \\ \sqcup \\ \text{Mach}_{\text{si_big'}}(\text{MBoot}[cid, \varepsilon]) \vdash \llbracket \text{CertiKOS} \oplus \text{Ctxt} \rrbracket \\ \sqcup \\ \text{Mach}_{\text{si_big}}(\text{MBoot}[cid, \varepsilon]) \vdash \llbracket \text{CertiKOS} \oplus \text{Ctxt} \rrbracket \\ \sqcup \\ \text{Mach}_{\text{si}}(\text{MBoot}[cid, \varepsilon]) \vdash \llbracket \text{CertiKOS} \oplus \text{Ctxt} \rrbracket \\ \sqcup \\ \text{Mach}_{\text{env}}(\text{MBoot}[cid, \varepsilon]) \vdash \llbracket \text{CertiKOS} \oplus \text{Ctxt} \rrbracket \\ \sqcup \\ \text{Mach}_{\text{env}}(\parallel_{i \in \text{CoreSet}} \text{MBoot}[\text{CoreSet}, \varepsilon_{\text{CoreSet}}]) \vdash \llbracket \text{CertiKOS} \oplus \text{Ctxt} \rrbracket \\ \sqcup \\ \text{Mach}_{\text{oracle}}(\text{MBoot}[\varepsilon_{\text{CoreSet}}]) \vdash \llbracket \text{CertiKOS} \oplus \text{Ctxt} \rrbracket \\ \sqcup \\ \text{Mach}_{\text{mc}}(\text{MBoot}) \vdash \llbracket \text{CertiKOS} \oplus \text{Ctxt} \rrbracket \end{array}$$



⋮



$$Asm_{thrd}(TSched[tid, \varepsilon'_{cpu}, \varepsilon_{thrd}]) \vdash \llbracket \mathbf{CertiKOS}_{td} \oplus \mathbf{Ctxt} \rrbracket$$



$$Asm_{cpu}(CSched[cid, \varepsilon'_{cpu}]) \vdash \llbracket \mathbf{CertiKOS}_{td} \oplus \mathbf{Ctxt} \rrbracket$$



$$Asm_{cpu}(Boot[cid, \varepsilon_{ccpu}]) \vdash \llbracket \mathbf{CertiKOS} \oplus \mathbf{Ctxt} \rrbracket$$



$$Asm_{mc}(Boot) \vdash \llbracket \mathbf{CertiKOS} \oplus \mathbf{Ctxt} \rrbracket$$

(where $\mathbf{CertiKOS} := \mathbf{CertiKOS}_{cpu} \oplus \mathbf{CertiKOS}_{td}$)

$$TSched[tid, \varepsilon'_{cpu}, \varepsilon_{thrd}](yield) - (l\textcolor{red}{st}, log) \rightarrow (l\textcolor{red}{st}, log')$$

$$\boxed{TSched} \cdots \boxed{} \cdots \boxed{} \cdots \boxed{} \quad Asm_{thrd}(TSched[tid, \varepsilon'_{cpu}, \varepsilon_{thrd}]) \vdash \llbracket \mathbf{CertiKOS}_{td} \oplus \mathbf{Ctxt} \rrbracket$$

□□

□□

$$\boxed{CSched(Asm_{cpu})} \cdots \boxed{} \boxed{} \quad Asm_{cpu}(CSched[cid, \varepsilon'_{ci}]) \vdash \llbracket \mathbf{CertiKOS}_{td} \oplus \mathbf{Ctxt} \rrbracket$$

$CSched[cid, \varepsilon'_{ci}]$ contains software scheduler primitives

- spawn / yield / sleep / wakeup

$$CSched[cid, \varepsilon'_{ci}](yield) - (l\textcolor{red}{st}, log) \rightarrow (l\textcolor{red}{st}/[tid = \cdots, \rho = \cdots, \cdots], log')$$

- Environment
 - Arbitrary active or available thread set on the CPU
 - Dynamic initial states
- Things to solve
 - Hide context switching between threads ①
 - Build environmental context for each thread ②
 - Assign proper initial states for each thread ③
 - Prove compositionality of multiple per-thread machines ④
 - Use the same compiler for per-CPU/thread machines ⑤

Link per-CPU machine (5)
compiler with per-thread machine

(1, 2, 3)
Introduce
per-thread machine

(1, 2, 3, 4)
Introduce
multithreaded machine and
prove linking theorem

$\text{Mach}_{\text{HAsm}}(C, \text{TSched}[tid, \varepsilon_{\text{thrd}}]) \vdash \llbracket \mathbf{Prog} \rrbracket$

\sqcup

$\text{Mach}_{\text{TAsm}}(C, \text{TLink}[tid, \varepsilon_{T[\text{cid}]}^{\text{zip}}]) \vdash \llbracket \mathbf{Prog} \rrbracket$

\sqcup

$\text{Mach}_{\text{IEAsm}}(C, \text{TLink}[tid, \varepsilon'_{\text{cpu}}, \varepsilon_{T[\text{cid}]}]) \vdash \llbracket \mathbf{Prog} \rrbracket$

\sqcup

$\text{Mach}_{\text{IEAsm}}(C, \parallel_{ti \in T\text{Set}} \text{TLink}[\text{cid}, \varepsilon'_{\text{cpu}}]) \vdash \llbracket \mathbf{Prog} \rrbracket$

\sqcup

$\text{Mach}_{\text{EAsm}}(C, \parallel_{ti \in T\text{Set}} \text{TLink}[\text{cid}, \varepsilon'_{\text{cpu}}]) \vdash \llbracket \mathbf{Prog} \rrbracket$

\sqcup

$\text{Mach}_{\text{LAsm}}(C, \text{CSched}[\text{cid}, \varepsilon'_{\text{cpu}}]) \vdash \llbracket \mathbf{Prog} \rrbracket$

C : thread configuration

abstract relations
between two layers

\longrightarrow

AbsRelC

\longrightarrow

AbsRelT

$\left\{ \begin{array}{l} \text{CSched: arbitrary layer with scheduling primitives} \\ \text{(context switching incl.)} \end{array} \right.$

$\left\{ \begin{array}{l} \text{TLink: arbitrary layer for intermediate machines} \\ \text{(scheduling primitives are defined in the machine itself)} \end{array} \right.$

$\left\{ \begin{array}{l} \text{TSched: arbitrary layer with scheduling primitives} \\ \text{(Scheduling has a identity behavior)} \end{array} \right.$

Link per-CPU machine
compiler with per-thread machine

Introduce
per-thread machine

Introduce
multithreaded machine and
prove linking theorem

$$\text{Mach}_{\text{HAsm}}(\text{PHThrd}[tid, \varepsilon_{\text{thrd}}]) \vdash \llbracket \text{CertiKOS}_{\text{thrd}} \oplus \text{Ctxt} \rrbracket$$

$$\sqcup$$

$$\text{Mach}_{\text{TAsm}}(\text{PHBThrd}[tid, \varepsilon_{T[cid]}^{\text{zip}}]) \vdash \llbracket \text{CertiKOS}_{\text{thrd}} \oplus \text{Ctxt} \rrbracket$$

$$\sqcup$$

$$\text{Mach}_{\text{IEAsm}}(\text{PHBThrd}[tid, \varepsilon'_{\text{cpu}}, \varepsilon_{T[cid]}]) \vdash \llbracket \text{CertiKOS}_{\text{thrd}} \oplus \text{Ctxt} \rrbracket$$

$$\sqcup$$

$$\text{Mach}_{\text{IEAsm}}(\parallel_{ti \in T\text{Set}} \text{PHBThrd}[cid, \varepsilon'_{\text{cpu}}]) \vdash \llbracket \text{CertiKOS}_{\text{thrd}} \oplus \text{Ctxt} \rrbracket$$


$$\sqcup$$

$$\text{Mach}_{\text{EAsm}}(\parallel_{ti \in T\text{Set}} \text{PHBThrd}[cid, \varepsilon'_{\text{cpu}}]) \vdash \llbracket \text{CertiKOS}_{\text{thrd}} \oplus \text{Ctxt} \rrbracket$$


$$\sqcup$$

$$\text{Mach}_{\text{LAsm}}(\text{PBThrd}[cid, \varepsilon'_{\text{cpu}}]) \vdash \llbracket \text{CertiKOS}_{\text{thrd}} \oplus \text{Ctxt} \rrbracket$$


$$st_{TSet} := (tid, \{ti \mapsto lst_{ti}\}, log) \ (\forall ti, ti \in TSet)$$



$$st_{TSet} := (tid, \{ti \mapsto lst_{ti}\}, log) \ (\forall ti, ti \in TSet)$$




$T_{\text{status}}(1) = (\text{Run}, \text{Active})$
 $T_{\text{status}}(2) = (\text{Ready}, \text{Inactive})$




$T_{\text{status}}(1) = (\text{Ready}, \text{Active})$
 $T_{\text{status}}(2) = (\text{Run}, \text{Inactive})$


$T_{\text{status}}(1) = (\text{Ready}, \text{active})$
 $T_{\text{status}}(2) = (\text{Run}, \text{active})$

1 \rightarrow 2






$IAsm_{mt}$
with T1




$n < \text{progress}$

Every thread will generate **at least one event** within progress steps

$IAsm_{mt}$
with TSet




$IAsm_{thrd}$
with T1



$n \leq limit$

Every thread will be **eventually scheduled** within $limit \times progress$ steps

$IAsm_{mt}$
with T1



Initial state: Calculate initial log to find the proper initial state

Yield rule: $TSched[tid, \varepsilon'_{cpu}, \varepsilon_{thrd}](yield) - (lst, log) \rightarrow (lst, log')$

$TSched \dots \dots \dots Asm_{thrd}(TSched[tid, \varepsilon'_{cpu}, \varepsilon_{thrd}]) \vdash \llbracket \mathbf{CertiKOS}_{td} \oplus \mathbf{Ctxt} \rrbracket$

\sqcup


\sqcup

$CSched(Asm_{cpu}) \dots Asm_{cpu}(CSched[tid, \varepsilon'_{cpu}]) \vdash \llbracket \mathbf{CertiKOS}_{td} \oplus \mathbf{Ctxt} \rrbracket$

Initial state: Fixed initial state

Yield rule: $CSched[cid, \varepsilon'_{cpu}](yield) - (lst, log) \rightarrow (lst/[tid = \dots, \rho = \dots, \dots], log')$

Environmental Context Relation



Hide Nondeterminism

$$Asm_{oracle}(Boot[\varepsilon_{CoreSet}]) \vdash \llbracket \mathbf{CertiKOS} \oplus \mathbf{Ctx} \rrbracket$$

\sqcup

$$Asm_{mc}(Boot) \vdash \llbracket \mathbf{CertiKOS} \oplus \mathbf{Ctx} \rrbracket$$