

$$Asm_{thrd}(Syscall[tid, \varepsilon'_{cpu}, \varepsilon'_{thrd}]) \vdash \llbracket \mathbf{Ctx} \rrbracket$$

□

$$Asm_{mc}(Boot) \vdash \llbracket \mathbf{CertiKOS} \oplus \mathbf{Ctx} \rrbracket$$



$$Asm_{thrd}(Syscall[tid, \varepsilon'_{cpu}, \varepsilon'_{thrd}]) \vdash \llbracket \mathbf{Ctxt} \rrbracket$$



$$Asm_{thrd}(TSched[tid, \varepsilon'_{cpu}, \varepsilon_{thrd}]) \vdash \llbracket \mathbf{CertiKOS}_{td} \oplus \mathbf{Ctxt} \rrbracket$$



$$Asm_{cpu}(CSched[cid, \varepsilon'_{cpu}]) \vdash \llbracket \mathbf{CertiKOS}_{td} \oplus \mathbf{Ctxt} \rrbracket$$



$$Asm_{cpu}(Boot[cid, \varepsilon_{cpu}]) \vdash \llbracket \mathbf{CertiKOS} \oplus \mathbf{Ctxt} \rrbracket$$



$$Asm_{mc}(Boot) \vdash \llbracket \mathbf{CertiKOS} \oplus \mathbf{Ctxt} \rrbracket$$

(where  $\mathbf{CertiKOS} := \mathbf{CertiKOS}_{cpu} \oplus \mathbf{CertiKOS}_{td}$ )

*Boot* (*Asm*<sub>cpu</sub>)

...



$Asm_{cpu}(Boot[cid, \varepsilon_{cpu}]) \vdash \llbracket \mathbf{CertiKOS} \oplus \mathbf{Ctx} \rrbracket$



*Boot* (*Asm*<sub>mc</sub>)

$Asm_{mc}(Boot) \vdash \llbracket \mathbf{CertiKOS} \oplus \mathbf{Ctx} \rrbracket$

- Environment
  - Fixed number of CPUs
  - Fixed initial state for all CPUs
  - Fairness assumptions
- Things to solve
  - Hide non-determinism ①
  - Build environmental context for each CPU ②
  - Prove compositionality of multiple per-CPU machines ③
  - Provide simple environmental context for per-CPU machines ④

Link with  $Asm_{cpu}$

④

Optimize  
environmental context

④

Introduce per-CPU machine

②

Introduce partial machine  
and prove linking theorem

②③

Introduce hardware scheduler

①

$$Asm_{cpu}(Boot[cid, \varepsilon_{cpu}]) \vdash \llbracket \text{CertiKOS} \oplus \text{Ctxt} \rrbracket$$

$\sqcup$

$$Asm_{sep}(Boot[cid, \varepsilon_{sep}]) \vdash \llbracket \text{CertiKOS} \oplus \text{Ctxt} \rrbracket$$

$\sqcup$

$$Asm_{reorder}(Boot[cid, \varepsilon'_{reorder}]) \vdash \llbracket \text{CertiKOS} \oplus \text{Ctxt} \rrbracket$$

$\sqcup$

$$Asm_{reorder}(Boot[cid, \varepsilon_{reorder}]) \vdash \llbracket \text{CertiKOS} \oplus \text{Ctxt} \rrbracket$$

$\sqcup$

$$Asm_{split}(Boot[cid, \varepsilon]) \vdash \llbracket \text{CertiKOS} \oplus \text{Ctxt} \rrbracket$$

$\sqcup$

$$Asm_{big2}(Boot[cid, \varepsilon]) \vdash \llbracket \text{CertiKOS} \oplus \text{Ctxt} \rrbracket$$

$\sqcup$

$$Asm_{big}(Boot[cid, \varepsilon]) \vdash \llbracket \text{CertiKOS} \oplus \text{Ctxt} \rrbracket$$

$\sqcup$

$$Asm_{single}(Boot[cid, \varepsilon]) \vdash \llbracket \text{CertiKOS} \oplus \text{Ctxt} \rrbracket$$

$\sqcup$

$$Asm_{env}(Boot[cid, \varepsilon]) \vdash \llbracket \text{CertiKOS} \oplus \text{Ctxt} \rrbracket$$

$\sqcup$

$$Asm_{env}(\parallel_{i \in \text{CoreSet}} Boot[\text{CoreSet}, \varepsilon_{\text{CoreSet}}]) \vdash \llbracket \text{CertiKOS} \oplus \text{Ctxt} \rrbracket$$

$\sqcup$

$$Asm_{oracle}(Boot[\varepsilon_{\text{CoreSet}}]) \vdash \llbracket \text{CertiKOS} \oplus \text{Ctxt} \rrbracket$$

$\sqcup$

$$Asm_{mc}(Boot) \vdash \llbracket \text{CertiKOS} \oplus \text{Ctxt} \rrbracket$$



*TSched* ...

⌞

*CSched* (*Asm<sub>cpu</sub>*) ...

⌞

*Boot* (*Asm<sub>cpu</sub>*) ...

⌞

*Boot* (*Asm<sub>mc</sub>*)

$$Asm_{thrd}(TSched[tid, \varepsilon'_{cpu}, \varepsilon_{thrd}]) \vdash \llbracket \mathbf{CertiKOS}_{td} \oplus \mathbf{Ctxt} \rrbracket$$

⌞

$$Asm_{cpu}(CSched[cid, \varepsilon'_{cpu}]) \vdash \llbracket \mathbf{CertiKOS}_{td} \oplus \mathbf{Ctxt} \rrbracket$$

$$Asm_{cpu}(Boot[cid, \varepsilon_{ccpu}]) \vdash \llbracket \mathbf{CertiKOS} \oplus \mathbf{Ctxt} \rrbracket$$

$$Asm_{mc}(Boot) \vdash \llbracket \mathbf{CertiKOS} \oplus \mathbf{Ctxt} \rrbracket$$

(where  $\mathbf{CertiKOS} := \mathbf{CertiKOS}_{cpu} \oplus \mathbf{CertiKOS}_{td}$ )

$$TSched[tid, \varepsilon'_{cpu}, \varepsilon_{thrd}](yield) - (l\textcolor{red}{st}, log) \rightarrow (l\textcolor{red}{st}, log')$$

$$\boxed{TSched} \cdots \boxed{\phantom{TSched}} \cdots \boxed{\phantom{TSched}} \cdots \boxed{\phantom{TSched}} \quad Asm_{thrd}(TSched[tid, \varepsilon'_{cpu}, \varepsilon_{thrd}]) \vdash \llbracket \mathbf{CertiKOS}_{td} \oplus \mathbf{Ctxt} \rrbracket$$

□□

□□

$$\boxed{CSched(Asm_{cpu})} \cdots \boxed{\phantom{CSched}} \boxed{\phantom{CSched}} \quad Asm_{cpu}(CSched[cid, \varepsilon'_{ci}]) \vdash \llbracket \mathbf{CertiKOS}_{td} \oplus \mathbf{Ctxt} \rrbracket$$

$CSched[cid, \varepsilon'_{ci}]$  contains software scheduler primitives

- spawn / yield / sleep / wakeup

$$CSched[cid, \varepsilon'_{ci}](yield) - (l\textcolor{red}{st}, log) \rightarrow (l\textcolor{red}{st}/[tid = \cdots, \rho = \cdots, \cdots], log')$$

- Environment
  - Arbitrary active or available thread set on the CPU
  - Dynamic initial states
- Things to solve
  - Hide context switching between threads ①
  - Build environmental context for each thread ②
  - Assign proper initial states for each thread ③
  - Prove compositionality of multiple per-thread machines ④
  - Use the same compiler for per-CPU/thread machines ⑤


Link per-CPU machine compiler with per-thread machine ⑤

Introduce per-thread machine ①②③


Introduce multithreaded machine and prove linking theorem ①②③④

$$\begin{aligned}
 &Asm_{thrd}(TSched[tid, \varepsilon'_{cpu}, \varepsilon_{thrd}]) \vdash \llbracket \mathbf{CertiKOS}_{td} \oplus \mathbf{Ctxt} \rrbracket \\
 &\quad \sqcup \\
 &IAsm_{thrd}(TLink[tid, \varepsilon'_{cpu}, \varepsilon_T^{zip}]) \vdash \llbracket \mathbf{CertiKOS}_{td} \oplus \mathbf{Ctxt} \rrbracket \\
 &\quad \sqcup \\
 &IAsm_{mt}(TLink[tid, \varepsilon'_{cpu}, \varepsilon_T]) \vdash \llbracket \mathbf{CertiKOS}_{td} \oplus \mathbf{Ctxt} \rrbracket \\
 &\quad \sqcup \\
 &IAsm_{mt}(\parallel_{ti \in TSet} TLink[cid, \varepsilon'_{cpu}]) \vdash \llbracket \mathbf{CertiKOS}_{td} \oplus \mathbf{Ctxt} \rrbracket \\
 &\quad \sqcup \\
 &Asm_{mt}(\parallel_{ti \in TSet} TLink[cid, \varepsilon'_{cpu}]) \vdash \llbracket \mathbf{CertiKOS}_{td} \oplus \mathbf{Ctxt} \rrbracket \\
 &\quad \sqcup \\
 &Asm_{cpu}(CSched[cid, \varepsilon'_{cpu}]) \vdash \llbracket \mathbf{CertiKOS}_{td} \oplus \mathbf{Ctxt} \rrbracket
 \end{aligned}$$


$$st_{TSet} := (tid, \{ti \mapsto lst_{ti}\}, log) \ (\forall ti, ti \in TSet)$$



$$st_{TSet} := (tid, \{ti \mapsto lst_{ti}\}, log) \ (\forall ti, ti \in TSet)$$




$T_{\text{status}}(1) = (\text{Run}, \text{Active})$   
 $T_{\text{status}}(2) = (\text{Ready}, \text{Inactive})$




$T_{\text{status}}(1) = (\text{Ready}, \text{Active})$   
 $T_{\text{status}}(2) = (\text{Run}, \text{Inactive})$

$T_{\text{status}}(1) = (\text{Ready}, \text{active})$   
 $T_{\text{status}}(2) = (\text{Run}, \text{active})$


$1 \rightarrow 2$








$IAsm_{mt}$   
with T1




$n < \text{progress}$

Every thread will generate **at least one event** within progress steps

$IAsm_{mt}$   
with TSet




$IAsm_{thrd}$   
with T1



$n \leq limit$

Every thread will be **eventually scheduled** within  $limit \times progress$  steps

$IAsm_{mt}$   
with T1



Initial state: Calculate initial log to find the proper initial state

Yield rule:  $TSched[tid, \varepsilon'_{cpu}, \varepsilon_{thrd}](yield) - (lst, log) \rightarrow (lst, log')$

$TSched \dots \square \square \dots \square \dots \square \quad Asm_{thrd}(TSched[tid, \varepsilon'_{cpu}, \varepsilon_{thrd}]) \vdash \llbracket \mathbf{CertiKOS}_{td} \oplus \mathbf{Ctxt} \rrbracket$

$\sqcup$


$\sqcup$

$CSched(Asm_{cpu}) \dots \square \square \quad Asm_{cpu}(CSched[tid, \varepsilon'_{cpu}]) \vdash \llbracket \mathbf{CertiKOS}_{td} \oplus \mathbf{Ctxt} \rrbracket$

Initial state: Fixed initial state

Yield rule:  $CSched[cid, \varepsilon'_{cpu}](yield) - (lst, log) \rightarrow (lst/[tid = \dots, \rho = \dots, \dots], log')$

# Environmental Context Relation



# Hide Nondeterminism

$$Asm_{oracle}(Boot[\varepsilon_{CoreSet}]) \vdash \llbracket \mathbf{CertiKOS} \oplus \mathbf{Ctx} \rrbracket$$

$\sqcup$

$$Asm_{mc}(Boot) \vdash \llbracket \mathbf{CertiKOS} \oplus \mathbf{Ctx} \rrbracket$$