## 7.3 A 1000fps Vision Chip Based on a Dynamically Reconfigurable Hybrid Architecture Comprising a PE Array and Self-Organizing Map Neural Network

Cong Shi<sup>1,2</sup>, Jie Yang<sup>1</sup>, Ye Han<sup>1</sup>, Zhongxiang Cao<sup>1</sup>, Qi Qin<sup>1</sup>, Liyuan Liu<sup>1</sup>, Nan-Jian Wu<sup>1</sup>, Zhihua Wang<sup>2</sup>

<sup>1</sup>Chinese Academy of Sciences, Beijing, China, <sup>2</sup>Tsinghua University, Beijing, China

A vision chip is a high-speed and compact vision system that integrates an image sensor and parallel image processors on a single silicon die. Nowadays, high-speed vision chips with powerful recognition capabilities are greatly demanded in applications such as: industrial automation, security, entertainment, robotic vision, and human-machine interaction. Some 100-to-1,000fps vision chips have been reported [1-4]. These chips integrate pixel-parallel and row-parallel SIMD array processors to speed up low- and mid-level image processing [1,2]. Recently, microprocessors (MPU) have been embedded to carry out high-level image processing [3,4]. Although excellent in low- and mid-level processing, these systems are poor in high-level feature vector (FV) recognition tasks due to the von Neumann bottleneck of the MPU. As a consequence, these chips can no longer achieve 1,000fps system-level performance, from image acquisition to high-level feature-recognition processing.

This paper reports on a 1,000fps vision chip based on a dynamically reconfigurable hybrid architecture. It integrates a high-speed image sensor, von Neumann-type pixel-parallel and row-parallel array processors, and a non-von Neumann-type Self-Organizing Map (SOM) neural network. The SOM network can significantly speed up the high-level image processing in a vector-parallel fashion [5]. Furthermore, the SOM network can be dynamically reconfigured from the pixel-parallel array processor at negligible costs of ~2% total chip area and 3 clock cycle latency. The reconfiguration technique extends the capability of conventional pixel-parallel array processors from low-level to high-level processing, and avoids significant chip area budget for a standalone SOM network. The chip can achieve 1,000fps system-level performance even when complicated high-level recognition tasks are involved.

Figure 7.3.1 shows the system architecture of the vision chip. It mainly consists of a 256×256 4T-APS rolling-shutter pixel array, a 256 10b cyclic-ADC array with CDS and PGA circuits, a 64×64 pixel-parallel 1b processing element (PE) array processor, a 64 row-parallel 8b row processor (RP) array, a thread-parallel dualcore 32b RISC MPU, and a 16×16 vector-parallel SOM neural network. The pixelparallel PE array processor can be dynamically reconfigured as the SOM network for high-level image processing, and then back as the PE array for low-level image processing, as demand requires. This reconfiguration method is enabled by the similar mesh grid topology between the two components. As the PE array is smaller than the pixel array in size, dynamically mapping relationships with different pixel sampling intervals can be established between the two arrays (Fig. 7.3.1, bottom). The PE and RP array processors perform low- and mid-level processing, such as image filtering, image segmentation, mathematical morphology, and FV extraction. The SOM network recognizes FVs with a speedup of 16×16, avoiding the serious bottleneck in the high-level recognition processing. The dual-core MPU performs other simpler nonrecognition high-level processing tasks, as well as the overall chip management.

The PE array processor can be divided into 16×16 sub-arrays. Each sub-array contains 4×4 PEs and constitutes one neuron along with a small-size condition generator (CG). Figure 7.3.2 illustrates the dynamic reconfiguration scheme from the PE array processor to the SOM network, and vice versa. If R-signal is logic low, the solid paths among the PEs are activated to form a 2D-meshed 64×64 pixel-parallel PE array processor. Otherwise, the dashed paths among the PEs are activated to reconfigure each sub-array with CG into one SOM neuron. Thus the 64×64 PE array processor is reconfigured into the SOM network with 16×16 neurons. The 16 1b PEs in one neuron are chained in a snaky style to form a 16b processing engine. Each PE has a unique bit-position (bp) in the neuron. The CG is dedicated for conditional operations involved in the SOM network training and recognition procedures. The dynamic reconfiguration can be completed in 3 clock cycles by switching the topological connections among the PEs and the CG.

Figure 7.3.3 shows the PE and RP circuit schematics. The reconfiguration multiplexers (gray colored) in the PE circuit can switch the topological connections between neighboring PEs for different modes. For PE array processor mode, the PE circuit can not only accomplish single-bit operations but also multiple-bit operations by bit-serial processing. For SOM network mode, the 1b ALUs and 1b-wide memories of the 16 PEs in one neuron equivalently constitute a 16b ALU and a 16b-wide memory. The inter-PE connections of *LL*, *LH*, *AH* support I/O operations and multiplier-free multiplication/division operations based on a bit-shifting method for the SOM neuron. The RP processor contains an 8b ALU and can support some nonlinear and *skip* chain operations.

The SOM network is trained by an online LVQ training procedure [5]. First, the random reference vectors (RV) are inputted to all of the neurons. After a sample FV with known class label is broadcasted to the SOM network, the Manhattan distances between the FV and RVs are computed simultaneously in all the neurons. Then the RP array processor determines the neuron with the minimum distance as the winner, which represents the recognized class of the FV. Finally, RVs of the neurons within the winner neighborhood are updated based on the consistency of the recognized class with the known class. After the network is trained, it can be used to recognize the FV of the real-time sensor image by the above procedure without the RV updating stage.

The vision chip is fabricated in a  $0.18\mu m$  1P5M CIS process. Figure 7.3.4 shows the experimental results of >1,000fps hand gesture recognition and face recognition based on 16D and 32D PPED [6] FVs. The high processing speed and ~86% recognition accuracy for hand gesture and face recognition can facilitate many natural human-machine interactions. Figure 7.3.5 compares the image-recognition speed of the SOM network with that of the 32b dual-core MPU at 50MHz on the fabricated chip. The SOM network reduces the processing time by >98% for the hand gesture and face recognitions. The SOM network achieves 45.4 and 31.6 kilo recognitions per second (KRPS) for 16D and 32D vectors, respectively. While the speed of dual-core MPU is only 0.84 and 0.46 KRPS, respectively. The performance improvement of the SOM network over the dual-core MPU for recognition tasks becomes more impressive with the increase of the FV dimension.

Figure 7.3.6 compares the vision chip with the state of the art. Our chip avoids the high-level image-processing bottleneck in previous chips and makes the high-level processing speed well matched with that of the low- and mid-level processing. It exhibits the best system-level performance of >1000fps from image acquisition to high-level feature-recognition processing. Figure 7.3.7 shows the chip micrograph and summarizes the chip specifications.

## Acknowledgement:

The authors would like to thank Quanliang Li, Zhe Chen and Yongxing Yang for their technical suggestions. This work was supported by the National Natural Science Foundation of China (Grant No. 61234003), and Special Funds for Major State Basic Research Project of China (No. 2011CB932902).

## References:

- [1] W. Miao, *et al.*, "A Programmable SIMD Vision Chip for Real-Time Vision Applications", *IEEE J. Solid-State Circuits*, vol. 43, no. 6, pp. 1470-1479, June 2008
- [2] W. Jendernalik, *et al.*, "An Analog Sub-Miliwatt CMOS Image Sensor with Pixel-Level Convolution Processing", *IEEE Trans. Circuits and Systems—I: Regular Papers*, vol. 60, no. 2, pp. 279-289, Feb. 2013.
- [3] C. Cheng, et al., "iVisual: An Intelligent Visual Sensor SoC with 2790fps CMOS Image Sensor and 205G0PS/W Vision Processor", ISSCC Dig. Tech. Papers, pp. 306-307, Feb. 2008.
- [4] W. Zhang, et al., "A Programmable Vision Chip Based on Multiple Levels of Parallel Processors", *IEEE J. Solid-State Circuits*, vol. 46, no. 9, pp. 2132-2147, Sept. 2011.
- [5] D. C. Hendry, *et al.*, "IP Core Implementation of a Self-Organizing Neural Network", *IEEE Trans. Neural Networks*, vol. 14, no. 5, pp. 1085-1096, Sept. 2003.
- [6] H. Yamasaki, *et al.*, "A Real-Time Image-Feature-Extraction and Vector-Generation VLSI Employing Arrayed-Shift-Register Architecture", *IEEE J. Solid-State Circuits*, vol. 42, no. 9, pp. 2046-2053, Sept. 2007.





Figure 7.3.1: Vision chip architecture.



The *italic* inputs are from PE/RP instruction bits.

Every 4th RP is connected to its two 4th neighboring RPs via the skip\_upper/lower inputs to form a skip chain for mid-level operation acceleration.

COM notwork vs. MDII in recognition one

Figure 7.3.3: The PE and RP circuit schematics.

Some results of hand gesture recognition Palm Fist Palm Index Down Grasp Yeah Seven candidate faces G Some results of face recognition

Figure 7.3.4: Experimental results of the fabricated vision chip.

SOM network vs. MPU in recognition speed							
Processing time (μs)	104 dual-core MPU						
Low-&mid- proc. by Forecognition by SO	PE&RP arrays M network	103 103 1184 2168 3152 3152 446 446 446 31,6 14,8					
FV recognition by 32 MPU (simulating SOM maintain same recogn	A algorithm to nition accuracy)	10 <sup>2</sup> 41.2 22.1 31.6 1					
	<b>213</b>	10.0 8 16 24 32 40 48					
183	-98.5%	FV Dimension  10° 67.5 45.4 31.6 24.3					
-98.1%	213 32	2,24 10° 0.84 0.46 0.32 dual-core MPU					
Hand gesture recog. (16D FV)	face recog. (32D FV)	10 <sup>-1</sup> 0 8 16 24 32 40 48 FV Dimension					
Figure 7.3.5: Performance comparison: SOM network vs. MPU.							

		This work	[1]	[2]	[3]	[4]		
Technology		0.18µm 1P5M	0.18µm 1P6M	0.35µm 2P4M	0.18µm 2P4M	0.18µm 1P6M		
Chip area		82.3mm <sup>2</sup>	2.3mm <sup>2</sup>	9.8mm <sup>2</sup>	70.5mm <sup>2</sup>	13.5mm <sup>2</sup>		
Power consumption		630mW	8.72mW	0.28mW	455mW	450mW		
Clock frequency		50MHz	20MHz	N/A	50MHz	100MHz		
FOM1 (with 16D FV)		0.1834	~0	~0	0.0380	0.0273		
FOM (with 32D FV)		0.1675	~0	~0	0.0192	0.0137		
	Sensor	256×256	16×16	64×64	128×128	128×128		
High speed	resolution							
image sensor	Pixel fill factor	60%	3%	23%	N/A	58%		
	Sensitivity	8.1V/Lux·s	N/A	1.4V/Lux·s	N/A	N/A		
	Dynamic Range	48dB	N/A	58dB	N/A	N/A		
	ADC resolution	10b	1b	N/A	8b	8b		
	Parallelism	Pixel-, row-,	Pixel-, row-	Pixel-	Row-	Pixel-, row-		
		thread-, vector-						
	Processor	Dynamically	No	No	No	Statically among		
	reconfigurability	between PE array				different-grained		
		processor and SOM				PE array		
		network				processors		
Parallel image	Neural network	16×16 SOM network	No	No	No	No		
processors	MPU	32b dual-core	No	No	32b single-core	8b single-core		
	Low-level proc.	Fast	No	Moderate	Moderate	Fast		
	Mid-level proc.	Fast	Fast	No	Fast	Moderate		
	High-level proc.	Fast	No	No	Slow	Slow		
	Performance in	12GOPS	0.2GOPS	0.1ms, 3x3conv.	76.8GOPS	44GOPS		
	low-,mid-levels			(~0.45GOPS)				
	Performance in	45.4KRPS2@16D	0	0	1.24KRPS@16D	0.16KRPS@16D		
	high-level recog.	31.6KRPS@32D			0.60KRPS@32D	0.08KRPS@32D		
	system-level	1340fps@face	N/A	N/A	360fps@posture	76fps@face		
	frame rate	recognition			recognition	recognition		
1FOM = (GOPS:1+KRPS:1)-1/Area(mm²)-Power(W).								

<sup>2</sup>KRPS = kilo recognitions per second.

Figure 7.3.6: Comparison with the state of the art.

## **ISSCC 2014 PAPER CONTINUATIONS**

