Week 2, Reducing circuits using Boolean


algebra




Which is Better?

Which implementation do you prefer? Why?

A



B.




Remember this circuit?


- We previously built this circuit using SOM
- Can we simplify it?

$$m_0 + m_1 + m_2 + m_3 =$$

$$\overline{A} \cdot \overline{B} \cdot \overline{C} + \overline{A} \cdot \overline{B} \cdot C + \overline{A} \cdot B \cdot C =$$



Reasons for reducing circuits



- To minimize the number of gates, we want to reduce the boolean expression as much as possible from a collection of minterms to something smaller.
- This is where CSCA67 skills come in handy ©

Boolean algebra review

Axioms:

$$0 \cdot 0 = 0$$
 $0 \cdot 1 = 1 \cdot 0 = 0$
 $1 \cdot 1 = 1$ if $x = 1$, $\overline{x} = 0$

From this, we can extrapolate:

If one input of a 2-input AND gate is 1, then the output is whatever value the other input is.

$$x \cdot 0 = x+1 = x+0 = x+x = x \cdot x = x+x =$$

If one input of a 2input OR gate is o, then the output is whatever value the other input is.

Boolean identities

Commutative Law:

$$x \cdot y = y \cdot x$$
 $x+y = y+x$

Associative Law:

$$x \cdot (\lambda + z) = (x \cdot \lambda) \cdot z$$

 $x \cdot (\lambda \cdot z) = (x \cdot \lambda) \cdot z$

Distributive Law:

$$x \cdot (y+z) = x \cdot y + x \cdot z$$
 $x+(y\cdot z) = (x+y) \cdot (x+z)$
Does this hold in conventional algebra?

Boolean identities

Simplification Law:

$$x + (\underline{x} \cdot \lambda) = x + \lambda \qquad x \cdot (\underline{x} + \lambda) = x \cdot \lambda$$

Consensus Law:

$$x \cdot y + \overline{x} \cdot z + y \cdot z = x \cdot y + \overline{x} \cdot z$$

Proof by Venn diagram: x · y

X · y

X · Z

Boolean identities

Absorption Law:

$$x \cdot (x+y) = x$$
 $x+(x \cdot y) = x$

De Morgan's Laws:

$$\overline{x} \cdot \overline{y} = \overline{x} \cdot \overline{y}$$

$$\overline{x} + \overline{y} = \overline{x} \cdot \overline{y}$$


Converting to NAND gates

- De Morgan's Law is important because out of all the gates, NANDs are the cheapest to fabricate.
 - Can convert a Sum-of-Minterms (also known as sum-of-products) circuit to an equivalent circuit of NAND gates:



Converting SOM to NAND gates

• Start by adding two NOT gates on internal wires. Recall that $x = \sim (\sim x)$



Apply de Morgan's law to the final or gate:

$$\overline{x} + \overline{y} = \overline{x \cdot y} = NAND(x, y)$$



A	В	С	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

Using SOM:

$$Y = \overline{A} \cdot B \cdot C + A \cdot \overline{B} \cdot \overline{C} + A \cdot B \cdot C$$

$$A \cdot B \cdot \overline{C} + A \cdot B \cdot C$$

Now start combining terms, like the last two:

$$Y = \overline{A} \cdot B \cdot C + A \cdot \overline{B} \cdot \overline{C}$$

$$+ A \cdot B$$

- Different final expressions possible, depending on what terms you combine.
- For instance, given the previous example:


$$Y = \overline{A} \cdot B \cdot C + A \overline{B} \overline{C} + A \cdot B \cdot \overline{C} + A \cdot B \cdot C$$

If you combine the end and middle terms...

$$Y = B \cdot C + A \cdot \overline{C}$$

Which reduces the number of gates and inputs!

- What is considered the "simplest" expression?
 - In this case, "simple" denotes the lowest gate cost
 (G) or the lowest gate cost with NOTs (GN).
 - To calculate the gate cost, simply add all the gates together (as well as the cost of the NOT gates, in the case of the GN cost).
 - In this example the cost per gate is 1




Algebraic Intuition?

- We don't like the fact that we need to rely on "intuition" to reduce using algebra.
 - What if we miss a step?

Is there a simpler process that is repeatable?

Next up, Karnaugh maps!

Karnaugh maps



- How do we find the "simplest" expression for a circuit?
 - Technique called Karnaugh maps (or K-maps).
 - Karnaugh maps are a 2D grid of minterms, where adjacent minterm locations in the grid differ by a single input (literal).
 - Values of the grid are the output for that minterm.

	00	01	11	10
	B·C	B·C	B·C	B⋅C
Ā	0	0	1	0
A	1	0	1	1

Karnaugh maps

 Karnaugh maps can be of any size, and have any number of inputs.

4 inputs here

	$\underline{\underline{C}} \cdot \underline{\underline{D}}$	<u>C</u> ·D	C ·D	C · <u>D</u>
$\underline{\underline{A}} \cdot \underline{\underline{B}}$	$\rm m_{\rm o}$	m_1	m_3	m_2
Ā ·B	m_4	m_5	m ₇	m_6
A·B	m_{12}	m_{13}	m ₁₅	m_{14}
A ·B	m ₈	m ₉	m_{11}	m_{10}

01

10

00

 Once again, remember the trick to guarantee adjacent terms differ by one input:
 00 01 11 10

00

01

11

10

Karnaugh maps

 Since adjacent minterms only differ by a single input, they can be grouped into a single term that omits that input.

Example:		Ç∙D	<u>C</u> ∙D	C ·D	$C \cdot \underline{D}$
$Y = m_{15} + m_{14}$	<u> ▼</u> · <u>B</u>	0	- Q	0	0
$= A \cdot B \cdot C \cdot D + A \cdot B \cdot C \cdot \overline{D}$	Ā·B	0	0	0	0
$= A \cdot B \cdot C \cdot (D + \overline{D})$	A·B	0	0	1	1
$= A \cdot B \cdot C$	A·B	0	0	0	0

Using Karnaugh maps

- Once Karnaugh maps are created, draw boxes over groups of high output values.
 - Boxes must cover all ones and cannot cover any zero.
 - Boxes must be rectangular, and aligned with map.
 - Size of each box (number of values it contains) must be a power of 2. (1,2,4,8,16,...)
 - Boxes may overlap with each other.
 - Boxes may wrap across edges of map.

	B·C	B·C	В∙С	B⋅C
Ā	0	0	1	0
A	1	0	1	1

	B·€	B·C	B·C	B⋅C
Ā	0	1	1	0
A	0	0	1	0



Must be rectangle!

	B·€	B·C	в∙с	B⋅C
Ā	0	1	1	0
A	0	0	1	0



Two boxes overlapping each other is fine.

	B·C	B·C	B·C	B⋅C
Ā	0	1	1	1
A	0	0	0	0



Number of values contained in each grouping must be power of 2.

	B·C	B·C	B·C	B⋅C̄
Ā	0	1	1	1
A	0	0	0	0



1 is a power of 2 1 = 2°

	B·€	B·C	B·C	B⋅C
Ā	0	1	1	0
A	0	1	1	0



Rectangle, with power of 2 entries

	B·€	B·C	B·C	B⋅C
Ā	0	1	0	0
A	0	0	1	0



Must be aligned with map.




	B·€	B̄·C	B·C	B⋅C̄
Ā	0	0	0	0
A	1	0	0	1



Wrapping across edge is fine.

So... how to find smallest expression

Cover all the high values (1's) using the smallest number of valid groupings that are as large as possible.





	B·€	B·C	в∙с	в∙С
Ā	0	0	1	0
A	1	0	1	1

So... how to find smallest expression

Cover all the high values (1's) using the smallest number of valid groupings that are as large as possible.

	B·C	B·C	В∙С	B⋅C		B·€	B·C	в∙с	B⋅C̄
Ā	0	0	1	0	Ā	0	0	1	0
A	1	0	1	1	A	1	0	1	1
	B·C	B·C	B·C	B⋅C̄		B ⋅ C	- B·C	В∙С	в · С
Ā	B ⋅ c	B ⋅ C	B · C	B ⋅ \(\overline{\overl	Ā	B ⋅ C	B ⋅C	B · C	в· с

Using Karnaugh maps

	B·C	B·C	в∙с	B⋅C
Ā	0	0	1	0
A	1	0	1	1

 Once you find the minimal number of boxes that cover all the high outputs, create Boolean expressions from the inputs that are common to all elements in the box.

For this example:

Vertical box: B · C

■ Horizontal box: A · C

• Overall equation: $Y = B \cdot C + A \cdot \overline{C}$

Karnaugh maps and maxterms

- Can also use this technique to group maxterms together as well.
- Karnaugh maps with maxterms involves grouping

	C+D	C+D	C+D	C +D
A+B	${\rm M}_{\odot}$	M_1	M_3	M_2
A+B	M_4	M_5	M_7	M_6
Ā+B	M ₁₂	M ₁₃	M ₁₅	M_{14}
Ā+B	M_8	M_9	M ₁₁	M ₁₀

the zero entries together, instead of grouping the entries with one values.

Quick Exercise

$$Y = \overline{A} \cdot \overline{B} \cdot C \cdot \overline{D} + \overline{A} \cdot B \cdot \overline{C} \cdot \overline{D}$$

	<u>C</u> · <u>D</u>	<u>C</u> ∙D	C ·D	C · <u>D</u>
$\overline{A} \cdot \overline{B}$	0	0	0	1
Ā·B	1	1	0	0
A·B	1	1	0	0
A·B	0	0	0	1

■
$$\overline{BC} + \overline{BCD}$$

Circuit Creation Algorithm

- Understand desired behaviour
- Write truth table
- Write SOM (or POM) for truth table
- Simplify SOM using K-Map
- Translate simplified SOM into Circuits
- Celebrate!

Karnaugh map review

 Note: There are cases where no combinations are possible. K-maps cannot help these cases.


 $\mathbf{B} \cdot \overline{\mathbf{C}}$

Example: Multi-input XOR gates.



$$Y = \overline{A} \cdot \overline{B} \cdot C + A \cdot \overline{B} \cdot \overline{C} + \overline{A} \cdot B \cdot \overline{C} + A \cdot B \cdot C$$

We are here



Building up from gates...

- Some common and more complex structures:
 - Multiplexers (MUX)
 - Adders (half and full)
 - Subtractors
 - Comparators
 - Decoders
 - Seven-segment decoders


These are all combinational circuits

Combinational Circuits

- Combinational Circuits are any circuits where the outputs rely strictly on the inputs.
 - Everything we've done so far and what we'll do today is all combinational logic.


 Another category is sequential circuits that we will learn in the next few weeks.

Multiplexers



Mux Symbol

- Some circuits are so common to they have their own drawing.
- One of them is the multiplexor, or mux.




Multiplexer, or mux

- Switches between inputs:
 - Select one of multiple inputs.
 - Connect that input to the single output.
- A 2-to-1 mux will output X if S is 0, and will output Y if S is 1.




Multiplexer

- S is called the select input.
- X and Y are the data inputs.
- X and Y can have n data bits.
 - Note the number of select bits is distinct from the number of data bits (the width).




Multiplexer

- S is called the select input.
- X and Y are the data inputs.
- X and Y can have n data bits.
 - Note the number of select bits is distinct from the number of data bits (the width).



A 4-to-1 mux would have 2 select bits

- And as many data bits as we want!
- 8-to-1 mux \rightarrow 3 select bits.



Multiplexer uses

- Muxes are very useful whenever you need to select from multiple input values.
- Your TV has at least one!
 You can select different input sources.
- More examples:
 - surveillance video monitors
 - digital cable boxes
 - routers.



Multiplexer design

X	Y	S	M
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

Multiplexer design

Х	Y	S	M
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

	<u>¥</u> ⋅ <u>\$</u>	₹·s	Y·S	y ⋅ S
x	0	0	1	0
x	1	0	1	1

$$M = Y \cdot S + X \cdot \overline{S}$$

