Week 7 Review

Question #0

Try these questions first:

- 1. Where are instructions stored?
- 2. How long is a single instruction?
- (PC)? What is the role of the Program Counter
- What do we mean by "instruction fetch"?
- Where does the processor keep the instruction that is currently being executed?


- 1. Where are instructions stored?
- In memory, along with the input data values
- 2. How long is a single instruction?
- 4 bytes (32 bits)
- 3. What is the role of the Program Counter (PC)?
- Store the location (address) of the current instruction.
- What do we mean by "instruction fetch"?
- Retrieve an instruction from memory.
- 5. Where does the processor keep the instruction that is currently being executed?
- In the Instruction Register.


Question #1

- Your RAM unit has 6 address bits going into it. (words) is your RAM unit able to store? Given a 32-bit architecture, how many integers
- Be careful here!
- 6 address bits \rightarrow 2 6 memory slots = 64 bytes.
- 32-bit architecture \rightarrow 4 bytes per integer.
- RAM capacity = 64 / 4 = 16 integers in memory.

MIPS instruction types

R-type:






6


26

Question #2


What is the Datapath of an r-type instruction



What is the Datapath of an r-type instruction



Question #3: Incrementing PC



program counter by 4? the control unit turn on and off to increment the Given the datapath above, what signals would $(PC \leftarrow PC + 4)$

Controlling the signals

- Need to understand the role of each signal, and TORE what value the Y need have in okderde the given PCWriteCon Control Unit RegWrite ALUSrcA ALUSrcB ALUOp
- So, what's the best approach make this happen?


Opcode

to

Basic approach to datapath


- 1. Figure out the data source(s) and destination.
- 2. Determine the path of the data.
- Deduce the signal values that cause this path:
- a) Start with Read & Write signals
- At most one _Write signal should be high at a time.
- b) Then, mux signals along the data path.
- c) Non-essential signals get an X value.

Question #3: Incrementing PC




- Step #1: Determine data source and destination.
- Program counter provides source,
- Program counter is also destination.

Question #3: Incrementing




- Step #2: Determine path for data
- Operand A for ALU: Program counter
- Operand B for ALU: Literal value 4
- Destination path: Through mux, back to PC

<u>Question</u> #3: Incrementing PC




- Setting signals for this datapath:
- Read & Write signals:
- PCWrite is high, all others are low.

Question #3: Incrementing



- Setting signals for this datapath:
- Mux signals:
- PCSource is 0, AlUSrcA is 0, ALUSrcB is 1
- all others are "don't cares".

Question #3: Incrementing PC



- Other signals for this datapath:
- ALUOp is 'ADD'
- PCWriteCond is X when PCWrite is 1
- Otherwise it is 0 except when branching.

Question #3 (final signals)

PCWrite = 1

PCSource = 0

PCWriteCond = X

ALUOp = 'ADD'

(001)

- IorD = X
- MemRead = 0
- MemWrite = 0
- MemToReg = X
- IRWrite = 0

- ALUSrcB = 01

ALUSrcA = 0

- RegWrite = 0
- RegDst = X


- What is the type of this instruction?
- What does it do?
- Which register stores the result?

- What is the type of this instruction?
- What does it do?
- Which register stores the result?


Instruction	Op/Func	<u>Instruction</u>	Op/Func
add	100000	srav	000111
addu	100001	srl	000010
addi	001000	srlv	000110
addiu	001001	beq	000100
div	011010	bgtz	000111
divu	011011	blez	000110
mult	011000	bne	000101
multu	011001		000010
sub	100010	jal	000011
subu	100011	jalr	001001
and	100100	jr	001000
andi	001100	1b	100000
nor	100111	lbu	100100
Or	100101	lh	100001
ori	001101	lhu	100101
XOX	100110	lw	100011
xori	001110	sb	101000
s11	000000	sh	101001
sllv	000100	SW	101011
sra	000011	mflo	010010

MIPS instruction types

R-type:









Question #4

- What is the type of this instruction?
- What does it do?
- Which register stores the result?


opcode

- What is the type of this instruction?
- R-type
- What does it do?
- Which register stores the result?

Question 0000 0000 0110 0101 0100 0000 0010 opcode S #4 ょ t shamt

- What is the type of this instruction?
- R-type
- What does it do?
- funct = 100111
- Which register stores the result?

```
0100
                                                                                                                  0000
                                                                 funct
                                                                                                            0000
                                                                                                                  0000
                                                                                                            0010
                                                                                                                  0110
                                                                 100111
                                                                                                            0111
                                                                                                                  0101
                                            andi
                xori
                            ori
                                        nor
                                                                           mult
                                                                                            addiu
                       XOX
                                                   and
                                                                sub
                                                                                divu
                                                         subu
                                                                     multu
                                                                                      div
                                                                                                   addi
                                                                                                        addu
                                                                                                              add
                                                                                                                   <u>Instruction</u>
          100111
100101
001101
100110
0001110
                                             100011
100100
001100
                                                               011001
100010
                                                                          011000
                                                                                           001001
                                                                                                       100001
                                                                                                                   Op/Func
     000100
                                                                                011011
                                                                                      011010
                                                                                                  001000
                                                                                                              100000
mflo
                                  lh
                                                        jal
jalr
                                                                           bne
                                                                                 blez
                                                                                      bgtz
                                                                                            beq
     SW
           sh
                ds
                                        lbu
                                                                                                  srlv
                                                                                                        srl
                             lhu
                                              lb
                                                   jr
                                                                                                                   <u>Instruction</u>
                       1w
                                       000111
     10101
           101001
                                 100001
                                                                                000110
                                                                                            000100
                                                                                                  000110
                                                                                                                   Op/Func
                 101000
                       100011
                            100101
                                                                                                        000010
                                                                                                              000111
```



- What is the type of this instruction?
- R-type
- What does it do?
- nor
- Which register stores the result?
- rd = 01000
- register 8 (known as \$t0 in MIPS assembly)


Give the binary representation of the op-code to add 0x4027 (in decimal: 16423d) to the value of r3, and put the result in r5

r5 ← r3 + 16423 0x4027


Instruction	Op/Func	Instruction	Op/Func
add	100000	srav	000111
addu	100001	srl	000010
addi	001000	srlv	000110
addiu	001001	beq	000100
div	011010	bgtz	000111
divu	011011	blez	000110
mult	011000	bne	000101
multu	011001		000010
sub	100010	jal	000011
subu	100011	jalr	001001
and	100100	jκ	001000
andi	001100	lb	100000
nor	100111	lbu	100100
Or	100101	lh	100001
ori	001101	lhu	100101
XOX	100110	Lw	100011
xori	001110	sb	101000
sll	000000	sh	101001
sllv	000100	SW	101011
sra	000011	mflo	010010

MIPS instruction types

R-type:



I-type:





01000000 00100000 addi \$5, r5 opcode 6 r3 RS \$3, 5 01100101 00100111 + 16423 0×4027 0x402 16423 к t 5

immediate

16

<u>Instruction</u>	Op/Func	Instruction	Op/Func
add	100000	srav	000111
addu	100001	srl	000010
addi	001000	srlv	000110
addiu	001001	beq	000100
div	011010	bgtz	000111
divu	011011	blez	000110
mult	011000	bne	000101
multu	011001		000010
sub	100010	jal	000011
subu	100011	jalr	001001
and	100100	jκ	001000
andi	001100	lb	100000
nor	100111	lbu	100100
JO	100101	lh	100001
ori	001101	lhu	100101
XOX	100110	\perp_{W}	100011
xori	001110	sb	101000
s11	000000	sh	101001
sllv	000100	SW	101011
sra	000011	mflo	010010

Pay Attention!

Very similar encodings produce difference results

```
00000000 01100101 01000000 00100111 -
                                                                           00100000 01100101 01000000 00100111
                                                                                                             addi
nor $8, $3, $5
                                                                                                          $5, $3, 16423
```