

Week 5 Review

Max propagation delay


- This is the longest possible delay for a circuit.
- Slowest path from any input to any output.
- In terms of total propagation delay, not path length or number of components on it.




- Build a 16-to-1 mux from 4-to-1 muxes that have a maximum propagation delay of 5 nanoseconds
- It must finish within one clock cycle.
- What is the minimum safest clock cycle for our circuit?
- → 1ons



Practice Question 2




triggered on the of the clock, while the flip-flops A3, B3 are The flip-flop S is triggered on the edge of the clock edge





are triggered on the **falling** edge of the clock edge of the clock, while the flip-flops A3, B3 The flip-flop S is triggered on the <u>rising</u>


Practice Question 3

Draw
V and W
given CLK.
Assume S is
zero at the
beginning.











Draw V and W given CLK.


Assume S is zero at the beginning.





Practice Question 4

- flip-flops starts as low (X=0 Y=0). Assuming the O output of both
- What will the values of X and Y be over the next few clock cycles?
- (These are positive edge- triggered)





 \bowtie

Clock

Υ

- Assuming the Q output of both flip-flops starts as low (X=0 Y=0).
- $^{\scriptscriptstyle ext{ iny }}$ What will the values of ${\mathbb X}$ and ${\mathbb Y}$ be over the next few clock cycles?
- (These are positive edge-triggered)







Practice Question 4

 Given the circuit on the right and the input waveform below, what will the outputs be on Q_L and Q_F?

Initial state for both is zero







D

 $Q_{\rm L}$

Given the circuit on the right and the input waveform below, what will the outputs be on Ω_L and Ω_F ?




Initial state for both is zero



Question 5


You have this counter:



after exactly 10 clock cycles? How do you make a signal Y that goes high

Question 5

You have this counter:




after exactly 10 clock cycles? How do you make a signal Y that goes high

$$Y = Q_3 \overline{Q}_2 Q_1 \overline{Q}_0$$

Question 6


You have this counter:



every 10 clock cycles? How do you make a signal Y that goes high

Question 6


You have this counter:



- How do you make a signal Y that goes high every 10 clock cycles?
- $^{\square}$ Y = Q₃Q₂Q₁Q₀ ← is this good enough?

Question 6


You have this counter:



- every 10 clock cycles? How do you make a signal Y that goes high
- □ Y = $Q_3Q_2Q_1Q_0$ ← is this good enough?
- No! This Y goes high every 16 cycles!

Question 6

You have this counter:



- How do you make a signal Y that goes high every 10 clock cycles?
- $Y = Q_3 \overline{Q}_2 Q_1 \overline{Q}_0$
- □ Clear = Y ← set to zero after reaching 10!