# Implement of Many-Core System Homework 5 109061564 馬婕芸

#### Introduction

With high-level synthesis tool (Cadence® Stratus<sup>TM</sup>), we can quickly design and verify RTL implementation from abstract IEEE 1666 synthesizable SystemC®, C, or C++ models. In this homework, given the synthesizable example codes for sobel filter and script files for synthesis, we need to build a synthesizable RTL of Gaussian filter and also modify those script files for new system.

### Implementation details


1. Gaussian blur filter is an image filter in digital signal processing. In this homework, we will implement a 3x3 Gaussian blur filter. The kernel is defined as shown below:


$$kernel = \begin{bmatrix} 1, & 2, & 1 \\ 2, & 4, & 2, \\ 1, & 2, & 1 \end{bmatrix}$$

After 2-D convolution with the original image (lena\_std\_short.bmp), Gaussian blur process finishes. Also, the 2-D convolution is defined as shown below: since there are three values (r, g, b) in one pixel, the convolution will be done on each value one by one.

$$result[m,n] = \sum_{j} \sum_{i} original[i,j] \cdot filter[m-i,n-j] \,, \qquad 0 \leq m,n,i,j \leq 2$$

2. Architecture of the whole system.





The system with splited input features is shown on the left-hand side, and the system with nonsplited input features is shown on the right-hand side. They both contain Testbench and GaussFilter modules. Also, between two modules, both systems use splited output channels for R, G, B pixels. However, for input channels, the right system combine three input pixels into one channel.

In Testbench module, the input pixels for GaussFilter module are given sequentially one by one. After processing 2D convolution to one pixel, Testbench will receive a result (1 pixel) from GaussFilter and put them into .bmp format. In GaussFilter module, 2D convolution will be done for each channel, For each pixel, after receiving 3x3 input pixels for R, G, B channels, it will put the result pixel into output FIFO and then send into Testbench module. After receiving the result pixel, the Testbench module will then send the next 9 pixels serially to GaussFilter. The process will be repeated till 256 pixels are be processed.

### **Results**

1. Use lena std short.bmp for verifying the functionality of Gaussian filter:



Since functions in both systems are the same, we only show the result of one system.

2. Simulation time between different kinds of input featured and different synthesis constraints:

Splited input features - B	Nonsplited input features - B			
<pre>Info: /OSCI/SystemC: Simulation stopped by user. Total run time = 26214390 ns Simulated time == 26214450 ns</pre>	<pre>Info: /OSCI/SystemC: Simulation stopped by user. Total run time = 14417910 ns Simulated time == 14417970 ns</pre>			
Splited input features - BASIC	Nonsplited input features - BASIC			
<pre>Info: /OSCI/SystemC: Simulation stopped by user. Simulation stopped via \$stop(1) at time 45219895100 PS + 0 ./bdw_work/sims/top_V_BASIC.v:75 #100 \$stop; ncsim&gt; quit Total run time = 45219830 ns</pre>	<pre>Info: /OSCI/SystemC: Simulation stopped by user. Simulation stopped via \$stop(1) at time 28180535100 PS + 0 ./bdw_work/sims/top_V_BASIC.v:69 #100 \$stop; ncsim&gt; quit Total run time = 28180470 ns</pre>			
Splited input features - DPA	Nonsplited input features - DPA			
<pre>Info: /OSCI/SystemC: Simulation stopped by user. Simulation stopped via \$stop(1) at time 45219895100 PS + 0 ./bdw_work/sims/top_V_DPA.v:75 #100 \$stop; ncsim&gt; quit Total run time = 45219830 ns</pre>	<pre>Info: /OSCI/SystemC: Simulation stopped by user. Simulation stopped via \$stop(1) at time 28180535100 PS + 0 ./bdw_work/sims/top_V_DPA.v:69 #100 \$stop; ncsim&gt; quit Total run time = 28180470 ns</pre>			

The total run time of system with splited input features is 1.6 times the run time of system with nonsplited input features.

3. Synthesis reports between different kinds of input featured and different synthesis constraints:

	Spl	ited input featu	ures	Nonsplited input features					
	Seq. Comb.		Total	Seq.	Comb.	Total			
BASIC	2443.9	11094.1	13538.0	2463.1	11121.8	13584.9			
DPA	2398.8	9675.6	12074.4	2410.4	10923.4	13333.9			

The synthesis reports from stratus\_hls.log and stratus\_ide (RTL\_Summary) are inside the Appendix 1. and Appendix 2. part.

### **Discussion**

From the area result table, we can find that the DPA synthesis constraint will not only reduce the combinational area, but also sequential area. Though area of system with nonsplited input features is slightly bigger than area of system with splited input features, its total run time reduces almost 50%. As a result, system with nonsplited input features is a better design. The main reason why system with nonsplited input features outperforms another can be found in synthesis reports. In the reports of system with nonsplited input features, there are a smaller number of registers, and multiplexers. Besides, the number of adders, dividers and logic gates are all the same.

#### Conclusion

In this lab, we implement a real function and synthesize it into gate-level module. Also, we change different kinds of implementation and synthesis constraints to get familiar with high-level synthesis tool.

## Appendix1.

Splited input features - BASIC						Nonsplited input features - BASIC							
Allocation Report for all thread:		s: Area/Instance				   Allocation Report for all thread	tion Report for all threads:		Area/Instance				
Resource	Count	Seq(#FF)	Comb	ВВ	Total   Area	Resource	Count	Seq(#FF)	Comb	ВВ	Tota Are		
GaussFilter Div 32Ux32U 8U 4	1	799.6(108)	6966.4		7766.0	GaussFilter_Div_32Ux32U_8U_4	1	799.6(108)	6966.4		7766.		
GaussFilter Mul 325x8U 325 4	2	755.0(100)	1239.8		2479.5	GaussFilter_Mul_32Sx8U_32S_4	2	` ′	1239.8		2479.		
mux_32bx2i1c	4		86.9		347.7	GaussFilter_Add_32Ux32U_32U_4	2		269.8		539.		
GaussFilter_Add_32Ux32U_32U_4	1		269.8		269.8	mux_32bx2i1c	4		86.9		347.		
mux 32bx3i0c	2		101.7		203.4	mux 32bx3i0c	2		101.7		203.		
mux 32bx2i0c	2		99.3		198.7	mux 32bx2i0c	2		99.3		198.		
mux 32bx4i0c	1		136.6		136.6	GaussFilter N Mux 32 2 0 4	1		43.8		43.		
mux 8bx2i0c	4		24.8		99.3	GaussFilter_Add_4Ux2U_4U_4	2		15.0		30.		
GaussFilter N Mux 32 2 0 4	1		43.8		43.8	mux_8bx2i0c	1		24.8		24.		
GaussFilter_Add_4Ux2U_4U_4	2		15.0		30.1	GaussFilter Mul 2Ux2U 4U 4	2		11.3		22.		
mux 4bx2i0c	2		12.4		24.8	mux 2bx2i1c	3		5.4		16.		
GaussFilter OrReduction 8U 1U 4	3		5.1		15.4	GaussFilter OrReduction 8U 1U 4	3		5.1		15.		
GaussFilter Xor 1Ux1U 1U 1	3		4.4		13.3	mux_4bx3i0c	1		14.5		14.		
GaussFilter Not 1U 1U 1	3		4.1		12.3	GaussFilter Xor 1Ux1U 1U 1	3		4.4		13.		
GaussFilter gen busy r 4	3		4.1		12.3	mux 4bx2i0c	1		12.4		12		
GaussFilter_Add_2Ux1U_2U_4	2		6.2		12.3	GaussFilter Not 1U 1U 1	3		4.1		12.		
mux 1bx2i2c	5		2.3		11.6	GaussFilter_Add_2Ux1U_2U_4	2		6.2		12.		
GaussFilter Mul 2Ux2U 4U 4	1		11.3		11.3	mux 2bx3i3c	2		5.4		10.		
mux 2bx3i3c	2		5.4		10.9	mux 4bx2i1c	1		10.9		10.		
mux 2bx2i1c	2		5.4		10.9	GaussFilter LessThan 2Ux2U 1U 4	2		5.1		10.		
mux 4bx2i1c	1		10.9		10.9	mux 1bx2i2c	4		2.3		9.		
GaussFilter LessThan 2Ux2U 1U 4	2		5.1		10.3	GaussFilter_And_1Ux1U_1U_4	5		1.4		6.		
mux 1bx7i1c	1		9.5		9.5	mux_1bx5i1c	1		6.6		6.		
mux 2bx4i4c	1		7.3		7.3	GaussFilter_Or_1Ux1U_1U_4	3		1.4		4		
GaussFilter N Muxb 1 2 1 4	3		2.4		7.2	GaussFilter gen busy r 4	1		4.1		4		
GaussFilter_And_1Ux1U_1U_4	5		1.4		6.8	GaussFilter N Muxb 1 2 1 4	1		2.4		2.		
GaussFilter_Or_1Ux1U_1U_4	3		1.4		4.1	GaussFilter_ROM_9X32_mask	1			?			
mux 1bx2i0c	1		3.1		3.1	registers	28						
GaussFilter ROM 9X32 mask	1			?	?	Reg bits by type:							
 registers	34				i	EN SS SC AS AC							
Reg bits by type:					i	0 0 1 0 0	6	5.5(1)	1.4				
EN SS SC AS AC					i	0 1 0 0 0	1	5.5(1)	1.4				
0 0 1 0 0	6	5.5(1)	1.4		i	1 0 0 0 0	201	7.5(1)	0.0				
0 1 0 0 0	3	5.5(1)	1.4		i	1 0 1 0 0	14	7.5(1)	1.4				
1 0 0 0 0	194	7.5(1)	0.0		i	1 1 0 0 0	1	7.5(1)	1.4				
1 0 1 0 0	15	7.5(1)	1.4		i	all register bits	223	7.5(1)	0.1		1693		
1 1 0 0 0	3	7.5(1)	1.4		į	estimated cntrl	1		73.1		73.		
all register bits	221	7.4(1)	0.2		1681.3								
estimated cntrl	1		87.5		87.5	Total Area		2463.1(331)	11121.8	0.0	13584.		
Total Area		2443.9(329)	11094.1	0.0	13538.0	+							

Nonsplited input features – DPA							Splited input features - DPA					
		Area/Instance		s:	   Allocation Report for all thread			s: Area/Instance			Allocation Report for all thread	
Tot Ar	ВВ	Comb	Seq(#FF)	Count	Resource	Total   Area	ВВ	Comb	Seq(#FF)	Count	Resource	
7766		6966.4	799.6(108)	1	GaussFilter_Div_32Ux32U_8U_4	7766.0		6966.4	799.6(108)	1	GaussFilter_Div_32Ux32U_8U_4	
2755		1377.9		2	GaussFilter Add2Mul2s32u8s32 4	1377.9		1377.9		1	GaussFilter Add2Mul2s32u8s32 4	
347		86.9		4	mux 32bx2i1c	347.7		86.9		4	mux 32bx2i1c	
269		269.8		1	GaussFilter_Add_32Ux32U_32U_4	269.8		269.8		1	GaussFilter Add 32Ux32U 32U 4	
198		99.3		2	mux 32bx2i0c	203.4		101.7		2	mux 32bx3i0c	
101		101.7		1	mux 32bx3i0c	99.3		99.3		1	mux 32bx2i0c	
43		43.8		1	GaussFilter N Mux 32 2 19 4	74.5		24.8		3	mux 8bx2i0c	
24		24.8		1	mux 8bx2i0c	43.8		43.8		1	GaussFilter N Mux 32 2 19 4	
17		17.8		1	GaussFilter Add2u2Mul2i3u2 4	27.0		27.0		1	mux 8bx3i0c	
19		5.1		3	GaussFilter OrReduction 8U 1U 4	17.8		17.8		1	GaussFilter Add2u2Mul2i3u2 4	
13		4.4		3	GaussFilter Xor 1Ux1U 1U 1	15.4		5.1		3	GaussFilter OrReduction 8U 1U 4	
12		4.1		3	GaussFilter Not 1U 1U 1	13.4		4.4		3	GaussFilter Xor 1Ux1U 1U 1	
16		5.4		2	mux 2bx2i1c	12.3		4.4		3	GaussFilter_Not_10_10_1  GaussFilter_Not_10_10_1	
16		10.9		1	mux_4bx2i1c	12.3		4.1		3		
6		1.4		5	GaussFilter_And_1Ux1U_1U_4	10.9		5.4		2	GaussFilter_gen_busy_r_4	
6		3.4		2	GaussFilter_And_10x10_10_4					2	mux_2bx3i3c	
,		6.6		1	mux 1bx5i1c	10.9		5.4		1	mux_2bx2i1c	
6		6.2		1	mux 2bx2i0c	10.9		10.9			mux_4bx2i1c	
9		5.4		1	mux 2bx3i3c	9.5		9.5		1	mux_1bx7i1c	
2		2.3		2	mux 1bx2i2c	9.3		2.3		4	mux_1bx2i2c	
2		1.4		3	GaussFilter Or 1Ux1U 1U 4	7.2		2.4		3	GaussFilter_N_Muxb_1_2_13_4	
		4.1		1	GaussFilter_or_lox10_10_4 GaussFilter gen busy r 4	6.8		1.4		5	GaussFilter_And_1Ux1U_1U_4	
		2.4		1		6.8		3.4		2	GaussFilter_Add2i1u2_4	
		1.0			GaussFilter_N_Muxb_1_2_13_4	6.2		6.2		1	mux_2bx2i0c	
2		1.0		2	GaussFilter_Lti3u2_4	4.1		1.4		3	GaussFilter_Or_1Ux1U_1U_4	
	?			1	GaussFilter_ROM_9X32_mask	3.1		3.1		1	mux_1bx2i0c	
				24	registers	2.1		1.0		2	GaussFilter_Lti3u2_4	
					Reg bits by type:	5	5			1	GaussFilter_ROM_9X32_mask	
			= =(4)		EN SS SC AS AC					31	registers	
		1.4	5.5(1)	6	0 0 1 0 0						Reg bits by type:	
		1.4	5.5(1)	1	0 1 0 0 0						EN SS SC AS AC	
		0.0	7.5(1)	198	1 0 0 0 0	I		1.4	5.5(1)	6	0 0 1 0 0	
		1.4	7.5(1)	10	1 0 1 0 0			1.4	5.5(1)	3	0 1 0 0 0	
4655		1.4	7.5(1)	1	1 1 0 0 0	I		0.0	7.5(1)	191	1 0 0 0 0	
1639		0.1	7.5(1)	216	all register bits	I		1.4	7.5(1)	12	1 0 1 0 0	
66		60.2		1	estimated cntrl	I		1.4	7.5(1)	3	1 1 0 0 0	
						1632.0		0.2	7.4(1)	215	all register bits	
13333	0.0	10923.4	2410.4(324)		Total Area	74.0		74.0		1	estimated cntrl	
					+	12074.4	0.0	9675.6	2398.8(323)		Total Area	

# Appendix2. (Memory Area are all 0)

Splited inpu	ıt feature	s - BASIC	Nonsplited input features - BASIC				
Area Metrics		Timing Metrics	Area Metrics		Timing Metrics		
Combinational Area:	11,094	Time Units: ns	Combinational Area:	11,122	Time Units: ns		
Resource Comb. Area:	9,844	Clock Period: 10.00	Resource Comb. Area:	10,117	Clock Period: 10.00		
Mux Comb. Area:	1,126	Cycle Slack: 0.00	Mux Comb. Area:	902	Cycle Slack: 0.00		
Other Comb. Area:	124	Path Delay Limit: unset	Other Comb. Area:	103	Path Delay Limit: unset		
Sequential Area:	2,444	Target Delay: 10.00	Sequential Area:	2,463	Target Delay: 10.00		
Black Box Area:	0	,	Black Box Area:	D			
Total Bound Operations:	105	Worst Slack: 0.04	Total Bound Operations:	81	Worst Slack: 0.04		
Total Area:	13,538		Total Area:	13,585			
<b>Resource Metrics</b>			<b>Resource Metrics</b>				
Number of Instances:	31		Number of Instances:	31			
Widest Input or Output:	32		Widest Input or Output:	32			
Number of Pipelined Instance	es: 1		Number of Pipelined Instances:	1			
Bound Operations:	38		Bound Operations:	36			
Total Resource Area:	10,644		Total Resource Area:	10,916			
Mux Metrics			<b>Mux Metrics</b>				
Number of Instances:	32		Number of Instances:	24			
Widest Input or Output:	32		Widest Input or Output:	32			
Largest Fanin:	7		Largest Fanin:	5			
Implicit Mux Area:	1,075		Implicit Mux Area:	856			
Explicit Mux Area:	51		Explicit Mux Area:	46			
Muxed Operations:	37		Muxed Operations:	13			
Total Mux Area:	1,126		Total Mux Area:	902			
Register Metrics			<b>Register Metrics</b>				
Register Count:	34		Register Count:	28			
Register Bits:	221		Register Bits:	223			
Bound Register Operations:	65		Bound Register Operations:	43			
Total Register Area:	1,681		Total Register Area:	1,694			

Splited in	put featu	res - DPA	Nonsplited input features – DPA					
Area Metrics		Timing Met	rics	Area Metrics		Timing Met		
Combinational Area:	9,676	Time Units:	ns	Combinational Area:	10,923	Time Units:	ns	
Resource Comb. Area:	8,705	Clock Period:	10.00	Resource Comb. Area:	10,075	Clock Period:	10.00	
Mux Comb. Area:	864	Cycle Slack:	0.00	Mux Comb. Area:	764	Cycle Slack:	0.00	
Other Comb. Area:	107	Path Delay Limit:	unset	Other Comb. Area:	8.5	Path Delay Limit:		
Sequential Area:	2,399	Target Delay:	10.00	Sequential Area:	2,410	Target Delay:	10.00	
Black Box Area:	D			Black Box Area:	0			
Total Bound Operations:	97	Worst Slack:	0.04	Total Bound Operations:	7.4	Worst Slack:	0.04	
Total Area:	12,074			Total Area:	13,334			
Resource Metrics				<b>Resource Metrics</b>				
Number of Instances:	28			Number of Instances:	27			
Widest Input or Output:	32			Widest Input or Output:	32			
Number of Pipelined Instances	s: 1			Number of Pipelined Instances	1			
Bound Operations:	33			Bound Operations:	31			
Total Resource Area:	9,505			Total Resource Area:	10,874			
Mux Metrics				Mux Metrics				
Number of Instances:	27			Number of Instances:	18			
Widest Input or Output:	32			Widest Input or Output:	32			
Largest Fanin:	7			Largest Fanin:	5			
Implicit Mux Area:	813			Implicit Mux Area:	718			
Explicit Mux Area:	51			Explicit Mux Area:	46			
Muxed Operations:	37			Muxed Operations:	13			
Total Mux Area:	864			Total Mux Area:	764			
Register Metrics				Register Metrics				
Register Count:	31			Register Count:	24			
Register Bits:	215			Register Bits:	216			
Bound Register Operations:	62			Bound Register Operations:	41			
Total Register Area:	1,632			Total Register Area:	1,635			