

Introduction

In this homework, we port the Gaussian blur module to 2-core RISC-V virtual prototype platform. Also, since DMA/Memory is an exclusive resource, we need to use mutex lock to constrain the access, and use barrier to synchronize the processing between two cores.

Implementation details


1. Gaussian blur filter is an image filter in digital signal processing. In this homework, we will implement a 3x3 Gaussian blur filter. The kernel is defined as shown below:

$$\text{kernel} = \begin{bmatrix} 1, & 2, & 1 \\ 2, & 4, & 2 \\ 1, & 2, & 1 \end{bmatrix}$$

After 2-D convolution with the original image (lena_std_short.bmp), Gaussian blur process finishes. Also, the 2-D convolution is defined as shown below: since there are three values (r, g, b) in one pixel, the convolution will be done on each value one by one.

$$\text{result}[m, n] = \sum_j \sum_i \text{original}[i, j] \cdot \text{filter}[m - i, n - j], \quad 0 \leq m, n, i, j \leq 2$$

2. Architecture of RISC-V VP platform with Gaussian blur module



The VP platform contains main memory, CLINT (core-level interrupt controller), PLIT (platform-level interrupt controller), peripherals (ethernet, flash, etc.), sensors, DMA controller, terminal, and also customized GaussFilter. Inside GaussFilter module, we perform 2-D convolution on 9-pixel array.

With DMA controller, we can directly pass data from memory to GaussFilter and from GaussFilter back to memory. Whole platform are written based on SystemC TLM 2.0, and each components and the bus are connected by TLM 2.0 sockets, and the data transaction for GaussFilter are implemented using blocking transport function, and then use FIFO (first-in-first-out) to pass data to do_filter() function in GaussFilter module. The testbench ported as RISC-V software will be compiled as ELF (executable linkable format) file and load into main memory in the platform.

Results

1. We use lena_std_short.bmp for verifying the functionality of Gaussian filter. Comparison between single-core and 2-core simulation is shown below.

| Single-core | 2-core | |
|--|---|---|
| <pre> Info: /OSCI/SystemC: Simulation =[core : 0]===== simulation time: 3271464640 ns zero (x0) = 0 ra (x1) = 10696 sp (x2) = 1ffffec gp (x3) = 508f0 tp (x4) = 0 t0 (x5) = 0 t1 (x6) = 30000 t2 (x7) = 1 s0/fp(x8) = 0 s1 (x9) = 0 a0 (x10) = 0 a1 (x11) = 0 a2 (x12) = 4c1 a3 (x13) = 0 a4 (x14) = 0 a5 (x15) = 0 a6 (x16) = 1 a7 (x17) = 5d s2 (x18) = 0 s3 (x19) = 0 s4 (x20) = 0 s5 (x21) = 0 s6 (x22) = 0 s7 (x23) = 0 s8 (x24) = 0 s9 (x25) = 0 s10 (x26) = 0 s11 (x27) = 0 t3 (x28) = 3 t4 (x29) = 2 t5 (x30) = 8800 t6 (x31) = 5 pc = 1b6a8 num-instr = 81748890 </pre> | <pre> Info: /OSCI/SystemC: Simulation =[core : 0]===== simulation time: 1764249750 ns zero (x0) = 0 ra (x1) = 10938 sp (x2) = 18a00 gp (x3) = 5155c tp (x4) = 0 t0 (x5) = 2010000 t1 (x6) = 1 t2 (x7) = 1 s0/fp(x8) = 0 s1 (x9) = 0 a0 (x10) = 0 a1 (x11) = 51d48 a2 (x12) = 51d44 a3 (x13) = 2 a4 (x14) = 1 a5 (x15) = 0 a6 (x16) = 0 a7 (x17) = 5d s2 (x18) = 0 s3 (x19) = 0 s4 (x20) = 0 s5 (x21) = 0 s6 (x22) = 0 s7 (x23) = 0 s8 (x24) = 0 s9 (x25) = 0 s10 (x26) = 0 s11 (x27) = 0 t3 (x28) = 0 t4 (x29) = 0 t5 (x30) = 0 t6 (x31) = 0 pc = 10964 num-instr = 45435626 </pre> | <pre> =[core : 1]===== simulation time: 1764249750 ns zero (x0) = 0 ra (x1) = 10938 sp (x2) = 20a00 gp (x3) = 5155c tp (x4) = 0 t0 (x5) = 20a00 t1 (x6) = 1 t2 (x7) = 1 s0/fp(x8) = 0 s1 (x9) = 0 a0 (x10) = 0 a1 (x11) = 51d48 a2 (x12) = 51d44 a3 (x13) = 2 a4 (x14) = 1 a5 (x15) = 0 a6 (x16) = 525270 a7 (x17) = 209c0 s2 (x18) = 0 s3 (x19) = 0 s4 (x20) = 0 s5 (x21) = 0 s6 (x22) = 0 s7 (x23) = 0 s8 (x24) = 0 s9 (x25) = 0 s10 (x26) = 0 s11 (x27) = 0 t3 (x28) = 0 t4 (x29) = 0 t5 (x30) = 0 t6 (x31) = 0 pc = 1094c num-instr = 45432920 </pre> |
| 3271464640 ns | 1764249750 ns | |
| 81748890 instructions | 45432920 instructions | |

In 2-core simulation, we optimize the utilization of DMA bandwidth. Though there will be more computing unit in multi-core system, the simulation time is incredibly reduced using only one DMA.

Conclusion

In this lab, we ported our SystemC module to multi-core RISC-VP, which can co-simulate on both hardware and software. With the same software module, we can directly do hardware simulation without changing anything. In this way, we can easily do simulation and verification on our software in the early stage of design.