UNIVERSITY OF SOUTHAMPTON

Faculty of Engineering and Physical Science
School of Electronics and Computer Science

Energy Allocation and Management for Energy-Harvesting Intermittent Systems

by

Jie Zhan

A thesis for the degree of
Doctor of Philosophy

December 2021

Energy Allocation and Management for Energy-Harvesting Intermittent Systems

by Jie Zhan

A growing number of autonomous sensor nodes are expected to be deployed in the Internet of Things. Energy harvesting has gained increasing attention for powering these nodes due to its features of long lifetime and energy independence. However, energy harvesting sources ~~manifest~~ intrinsic temporal and spatial variability, which conflicts with the requirement of stable power supply for conventional electronic designs. Energy-driven computing has recently developed to adapt system architecture to only ambient energy sources, with various specifications, such as prolonging active time, increasing energy efficiency, and ensuring forward execution, for different scenarios. While energy storage and energy harvester are critical components in terms of application performance and device dimensions, considerations on how to size energy storage and energy harvester have not been fully studied.

This thesis presents a study on the sizing issue of energy storage and energy harvester in deploying self-powered computing devices. A sizing method is proposed with respect to real-world energy conditions. A configurable system model is built to represent a typical execution process in energy harvesting computing. Based on this model, the sizing method is implemented. This sizing method suggests an efficient range of energy harvester sizes that balance average application performance and harvester dimensions. In this range of harvester sizes, results show that properly sizing energy storage leads to an execution speedup by 5.7-22.2% under real-world deployment. Furthermore, exploration extends to the sizing effect of energy storage on a recent-published power adaptation method for storage-less energy-driven computing.

Contents

List of Figures

List of Tables

Chapter 1

Introduction

The promising expansion of the Internet of Things (IoT) has drawn research interests on new design paradigms for deploying tens of billions of electronic devices over a wide geographical range and probably in hard-to-reach places [1, 2]. Such a scenario generates considerations on how to enable the devices in networks to operate independently and effectively and how to construct a long-life, maintenance-free, environmentally friendly, and low-cost IoT.

One of the most significant concerns in deploying IoT devices is how to power numerous low-power devices (tens of billions expected [1, 3, 4]). Traditional wired electricity limits flexibility of deployment and involve expensive wiring costs [5]. Traditional primary batteries (i.e. non-rechargeable batteries) are not suitable for such a large number of devices. A widespread use of primary batteries can cause tedious work of battery replacement due to the limited battery lifetime, and also pose pollution concerns as these batteries are typically made of non-disposable heavy-metal materials [Reference needed]. Therefore, it is necessary to find an alternative powering solution.

A potential power alternative is energy harvesters. Energy harvesters scavenge energy from environmental sources (e.g. solar irradiation, wind flow, radio frequency (RF) signals, and kinetic energy) [6].

> Some more information on energy harvesters? e.g. a table of power density of common enegy harvesting sources.

Devices powered by energy harvesters can get rid of power wires and surpass the lifetime limit of primary batteries, enabling a scalable IoT. However, the power generated by energy harvesters in real-world deployment is variable, uncontrollable, and in many cases insufficient for continuous workload operation [7]. Hence, directly using energy harvesters as the power supply without energy buffering may cause a device to keep booting up and shutting down, making little application progress.

Initially, large energy storage, in forms of rechargeable batteries (also known as secondary batteries) or supercapacitors, is allocated with energy harvesters to buffer the temporal variations of energy input and provide reliable power supply. Motivated by such a scenario, energy-neutral (EN) operation was proposed to balance energy input and energy consumption so as to prevent a system from power failures [8]. EN operation intends to sustain systems over a long period of time (e.g. a few days [9] or a year [10]) by adapting system runtime schedules (e.g. duty cycles [9–11] or task schedules [12, 13]) according to the available energy amount.

Rechargeable batteries and supercapacitors are two main choices of energy storage in EN operation. Rechargeable batteries are historically used as energy storage in energy harvesting embedded systems because of their high energy density [14] and stable discharging profile [8]. However, due to electrolyte deterioration, the limited charge-discharge cycles of rechargeable batteries constrain the operating lifetime, causing heavy battery replacement work as well as environmental issues as primary batteries do [15]. To alleviate the problems of rechargeable batteries, supercapacitors are then explored in research. Although the energy density of supercapacitors is several orders of magnitude lower than the energy density of batteries [16], supercapacitors outperform rechargeable batteries in terms of lifetime (e.g. up to 10-20 years for supercapacitors compared to 3-5 years for rechargeable batteries [17]). However, to achieve a comparable energy capacity as batteries, supercapacitors should be designed to tens of farads or one hundred farads [18, 19]. Supercapacitors in such a scale occupy large volume in contrast to small IoT devices.

> Numbers?

1.1   Energy-Harvesting Intermittently-Powered Systems

To circumvent the lifetime, pollution, and volume problems in rechargeable batteries and supercapacitors, a research trend in energy-harvesting sensor nodes moved towards eliminating the demand for energy storage and adopting only a minimum amount of energy storage, where the energy storage is only enough for ensuring the most energy-expensive atomic operation[1], typically in the form of a µF-level capacitor.

> Capacitors have longer lifetime, smaller volume, blabla... Reference for lifetime of electrolytic capacitors. Seems a bit contradictory to contribution 3.

---

[1]In this context, an operation is atomic if it should be completed in one consecutive period without power interrupts; otherwise, if interrupted, it should be re-executed from the beginning. Example atomic operations in IoT devices can be peripheral operations and nonvolatile memory read/write operations.

Despite the benefits of small capacitors over batteries and supercapacitors, they considerably limit the buffering capacity for varying harvested power. Thus, the variable harvesting power is almost directly connected to the load, e.g. with only a decoupling capacitor. This violates the demand for stable power supply in conventional computing systems. Without any modifications, a conventional system can only work when input power is higher than system power consumption (which is rare for an energy-harvesting supply), and cannot boot up when input power is lower than system power consumption. Hence, it becomes a major concern that how to guarantee forward execution and functionality of such systems with only minimum energy storage.

Ensuring and improving local processing ability of sensor nodes is crucial for a few reasons. First, to reduce network traffic volume and energy consumption, sensor nodes should be able to process sensing data on-site and transmit only the useful information, typically when the number of sensor nodes increases in orders of magnitude [4]. Second, advanced communications techniques, such as scheduling, routing, coding, and decoding, require local computing ability to ensure timeliness and efficiency in networking [20]. Third, IoT devices are also expected to be able to trigger actions in reaction to the physical world by either receiving commands from other nodes and servers or making a decision based on locally acquired data [21].

Need many citations in the next paragraph.

With an energy-harvesting supply and small energy buffering capacitance, a system is powered up *intermittently* once a small amount of energy is accumulated in the capacitor. The system has to utilize these intermittent power-on cycles to make application progress. To this end, many approaches for energy-harvesting Intermittently-Powered Systems (IPS) have been proposed in the past few years. The majority of these approaches have been addressing how to sustain computational progress throughout intermittent power-on cycles by correctly and efficiently saving and restoring volatile computing state. The volatile computing state includes CPU registers, Static RAM (SRAM) data, and perhaps peripheral configurations and data, i.e. the volatile part that cannot sustain after a power failure. The volatile state is saved into and restored from non-volatile memory (NVM), where most published approaches use Ferroelectric RAM (FRAM). According to the style of saving and restoring state, approaches in IPSs can be categorized as *proactive* and *reactive*. Proactive approaches save and restore state at design-time or compile-time defined points, whilst reactive approaches do that upon an imminent power failure when supply falls below a low threshold ($V_{cc} < V_L$). Details of these approaches are illustrated in Chapter 2.

A bit unnecessary to show the details of Harvester and Source in Figure 1.

A conceptual architecture of an typical energy-harvesting IPS is shown in Figure 1.1. The power frontend is an energy harvester, which transduces an ambient energy source

FIGURE 1.1: A conceptual architecture of an IPS.

into electric power. Then, a power regulator converts the harvested power to a suitable voltage that charges up the energy storage. The type of the power regulator depends on the pattern of the power input, which can be an AC-DC converter for AC input (e.g. a rectenna), or a DC-DC converter or a diode for DC input (e.g. a PV panel). The energy storage is in the form of a μF-level capacitor, which buffers a small amount of energy for the load to operate intermittently in short active cycles. The power given to the load is usually conditioned through a low-dropout regulator (LDO) to lower down supply voltage, and hence current consumption. IPSs are usually equipped with a voltage detection circuit so as to wake up or power up the load when the voltage of the energy storage reaches a threshold. In IPSs, the load is typically a microcontroller (MCU) with NVM to sustain computing state, and with many on-chip or external peripherals, e.g. sensors and wireless transceivers (TRX).

1.1.1   Applications of Energy-Harvesting IPSs

> This part intends to illustrate the key performance metric of IPSs through example applications, but it doesn't seem to directly make the point yet.

An inherent limitation of IPSs is that the system can only execute when there is available power, as opposed to an EN system where it can still executes with buffered energy if ambient power is not available. This limitation thereby indicates that *application operation periods and power availability should be compatible in time*. While there are various needs of operation periods for various application scenarios, the power availability is constrained and determined by the availability of the target energy source in the deployed environment. Hence, the applications of IPSs should suit, or be adapted to suit, the power availability. Under this consideration, there are two typical categories of application scenarios as seen in recent publications.

To summarize the application suitability of IPSs, a diagram is shown in Figure 1.2. An example unsuitable application can be a periodic sensing task without periodically available power or the period of the energy source does not match the sensing period (left bottom circle in Figure 1.2).

FIGURE 1.2: Application Suitability of Energy-Harvesting IPSs.

- **Category 1: Applications with flexible time requirements.**

  Applications with flexible requirements on operating periods tolerate the intermittency of energy sources. In such applications, devices are allowed to wait for power-on periods to execute.

  Application 1: Kitchen event detection

  This application intends to capture kitchen events, such as dishwasher working, fan on, and refrigerator cooling, to record equipment usage. As such events usually last for tens of seconds to a few hours, the device does not need to operate immediately after the event occurs or disappears. An implementation of this application is shown by Maeng et al. [22]. The device iterates the following tasks in turn during power-on periods: sampling acoustic information from a microphone, classifying kitchen events with a pre-trained model, and transmitting the results in Bluetooth Low-Energy (BLE) packets to an always-on server. The device harvests RF energy from a dedicated RFID reader, and the packets are transmitted every a few seconds as reported. This application is to complete program iterations as frequently as possible so as to improve the accuracy of event records.

  Application 2: Temperature monitor for air conditioning

  This application intends to monitor indoor temperature for air conditioning. As the room temperature does not usually change over a few minutes, the temperature monitor does not need to wake up frequently or periodically. An implementation of this application is shown by Colin et al. [23]. During power-on periods,

the device samples temperature by an external analog sensor. If the temperature is detected to be out of a pre-defined range, the device sends a BLE packet to alarm the server. The device is also powered by a dedicated RFID reader. Similar to Application 1, the device is expected to maximize sampling frequency in order to capture out-of-range temperature as soon as possible.

- **Category 2: Application activity in correlation with available power.**

  In such applications, the required operation periods correlate with power-on periods. This correlation is typically linked by an event that comes with harvestable power. When the event occurs, the device is activated by harvesting the power of the event at the same time to start operating. Therefore, the application operation periods and the power availability are inherently simultaneous in such applications.

  Application 3: Bicycle trip counter

  The bicycle trip counter intends to read cycling speeds and calculate total travelled distances. The wheel rotation brings energy for the device to sense the cycling speed; the device does not need to operate without cycle movement. The trip counter is designed as a nail-sized board installed on the frame of a bicycle, with a magnet on the wheel that brings electromagnetic energy to the system [24]. Every round of wheel rotation activates the trip counter to calculate the current speed and log the traveled distance. After collecting enough energy over a few cycling rounds, the trip counter transmits the logged information. This application is also expected to report results as frequently as possible.

  Application 4: Power meter

  The power meter measures the power flow of a main load wire. The AC power in the wire can be harvested by a coil to activate the power meter. A design is shown in Monjolo [25], where the power meter transmits a plain packet to a server once it collects a preset amount of energy. The server then calculates the elapsed time between the recent two packets to estimate the main load power.

As shown in the above application, a common application specification of IPSs is to do as much 'work' as possible under the same energy conditions, e.g. completing program iterations as frequently as possible, because the energy cannot be saved for later use. Other types of 'work' could include improving sensing accuracy or processing offloaded tasks received from other devices. To generally describe the 'work', in IPSs, *forward progress* denotes the effective application progress, excluding lost progress due to power failures and the progress on saving and restoring state [26]. As indicated by the above applications, an IPS should maximize forward progress using the limited energy.

1.2 Research Justification

As illustrated with the previous background and application examples, a major target for many IPS approaches is to maximize forward progress given restricted energy condition. Various approaches have been proposed for the load to efficiently sustain computing state across power failures, so as to leave more energy for forward progress. However, energy efficiency can not only be explored from the load side, but can also be explored from a system perspective, where the energy allocation of IPSs has not yet been widely studied. The energy allocation of IPSs are mainly represented in two specifications – the system energy storage size and the voltage threshold to wake up the load. Together, they determine the energy budget of one power-on cycle (but they do not change the energy input). This thesis will focus on how to improve the energy allocation of IPSs in order to increase forward progress, where it can be further discussed on three issues.

1. With the goal of minimizing device dimensions and interruption periods, most ICS approaches adopt a minimum amount of energy storage [27–31]. This is typically just sufficient for the most energy-expensive atomic operation, e.g. saving and restoring a complete state [32]. However, a system with minimum energy storage may frequently go through a cycle of: wake up, restore state, execute program, save state, and halt. Provisioning more energy storage can prolong the power-on cycles, reduce the overheads, and hence increase forward progress, but can also increase system leakage and decrease forward progress. The sizing effect of energy storage on forward progress has not been studied. Therefore, a focus of this thesis will be studying the relationship between energy storage capacitance and forward progress in IPSs.

2. Extending the above sizing effect, to determine a size of energy storage of IPSs in deployment, developers may consider, along with forward progress, other design factors, e.g. devices' physical volume and interruption periods. An approach for exploring the sizing effect of energy storage on multiple design factors has not been proposed yet. Also, there is not a method of determining an energy storage size that balances different design factors. Hence, another focus of this thesis will be exploring an energy storage sizing approach for IPSs that balances multiple design factors in deployment.

3. Apart from the energy storage size, the voltage threshold that wakes up an IPS also determines the energy budget of one power-on cycle. Existing approaches use one or a few fixed voltage thresholds, which are calibrated at design time. Some approaches (e.g. [33]) minimize the threshold for each task, but the fixed threshold can be violated at runtime due to variability in energy consumption, leaving the system in non-termination. The variable energy consumption can

come from many reasons, which include, but not limited to, variability in data amounts, peripheral configurations, devices, and capacitance degradation. In contrast, some approaches (e.g. [22]) set a universal high threshold, such that the energy budget should be mostly enough for all tasks. However, waiting for a high voltage threshold can be energy-inefficient because, typically, current input reduces with higher voltage and a high operating voltage also increases system quiescent current consumption. Hence, the final focus of this thesis will be the scheme of voltage threshold settings that avoids non-termination under runtime variable energy consumption while maintains system energy efficiency.

1.3   Research Questions

Motivated by the previous discussion, the following three research questions are derived:

1. What is the effect of sizing the energy storage capacity on the performance of IPSs?

   Specifically, the energy storage capacity in IPSs is presented as the capacitance between V_{cc} and ground. The forward progressing rate directly determines application performance, e.g. program iteration rate or task completion time, and hence is regarded as the performance metric in this study. The goal is to explore whether sizing the energy storage capacity can change the forward progressing rate in IPSs, and if so, to study and quantify the relationship between them.

2. How may the energy storage of IPSs be sized to trade off forward progress against device dimensions and interruption periods?

   While the last question explores the energy storage sizing effect on computational performance, this question encompasses more design factors in IPSs that a capacitor size can affect. Increasing energy storage capacity may benefit forward progress, but may also exhibit side effects. A larger capacitor typically has larger physical dimensions, which are a key design factor that IPSs should minimize in some application scenarios, e.g. wearable and implantable sensors. Also, a larger capacitor also leads to longer charge-discharge cycles, and thus prolongs interruption periods and undermines system reactivity to external events. The goal is to study the trade-off and to propose an approach that recommends an energy storage size for practical deployment.

3. How can an IPS run safely and efficiently with runtime variable energy consumption of tasks?

   Energy consumption of tasks can change at runtime with regards to many factors, where we consider, but not limited to, the variability in data amounts to

process, peripheral configurations, devices, and capacitor degradation. A design concept is to allocate just enough energy for each task. This design concept can further break into two aspects – safety and efficiency. The safety aspect means that the IPS should intend to avoid non-termination by allocating enough energy for tasks. The efficiency aspect means that, while meeting the safety aim, the IPS should minimize the energy budget, such that the system can wait for the least possible energy threshold, maintaining energy efficiency and forward progress. The goal is to devise an approach that can enable IPSs to run with variable energy consumption of tasks, following the above design concept.

1.4 Research Contributions

> Need more explanation

The contributions done to the address the research questions in this thesis are:

1. Exploration and analysis of the energy storage sizing effect on reactive intermittent computing system, where we quantify and explain the relationship between energy storage capacity and forward progress.

2. A method and a simulation tool for sizing energy storage in deploying IPSs, where forward progress, dimensions, and interruption periods are traded off in a cost function.

3. A runtime energy profiling and voltage threshold adaptation approach for efficiently performing atomic operations and coping with capacitor degradation.

1.5 Publications

The research presented in this thesis were published in the following papers:

- J. Zhan, G. V. Merrett, and A. S. Weddell. "Exploring the Effect of Energy Storage Sizing on Intermittent Computing System Performance." *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2021.

- J. Zhan, A. S. Weddell, and G. V. Merrett. "Adaptive Energy Budgeting for Atomic Operations in Intermittently-Powered Systems." In *Proceedings of the 8th International Workshop on Energy Harvesting and Energy-Neutral Sensing Systems (ENSsys '20)*, pp.82-83, 2020.

1.6   Thesis Structure

The remaining part of this thesis is organised as follows. Chapter 2 provides background on energy harvesting, energy storage and energy-neutral computing, as well as reviews recent IPS techniques following a taxonomy based on their fundamental mechanisms and focusses. Chapter 3 analyses the sizing effect of energy storage on IPS performance. Extending Chapter 3, Chapter 4 explores a wider energy storage sizing effect on IPSs considering multiple design factors and real-world energy conditions. Apart from sizing energy storage, Chapter 5 focusses on runtime energy profiling and adaptation through adaptive voltage thresholding, so as to maintain system performance despite runtime variability. Chapter 6 concludes this thesis and discusses potential directions of future research.

Chapter 2

Energy-Harvesting Intermittent Systems

The emerging of energy harvesters provides diversified prospects for design paradigms of energy harvesting sensor nodes in IoT applications [21]. This chapter first provides a review on various energy harvesting sources and corresponding energy harvesters in Section 2.1, followed by energy storage techniques that used in energy harvesting computing in Section 2.2. Energy-neutral computing, an early paradigm in energy harvesting computing, is reviewed in Section 2.3. Finally, two recent research topics towards storage-less energy harvesting computing, i.e. intermittent computing and power-neutral computing, are reviewed in Section 2.4 and Section 2.5 respectively with an illustration of proposed methodologies.

2.1   Energy Harvesting Techniques

For all kinds of energy harvesters, although there is only one basic concept — to extract energy from ambient sources, various energy sources and harvesters lead to miscellaneous output characteristics in the amount and wave forms of harvested power, voltage, and current. To select a energy harvester for powering sensor nodes, one important concern is whether the supply power level matches the consumption of the load [34]. For one certain type of energy harvesters, the amount of energy harvesting supply can be scaled within an extent by the amount of energy sources or scaling the energy harvesters. The amount of energy sources is determined by the deploying environment, which cannot be controlled by the harvesting devices, but the size of energy harvesters can be decided at design-time with considerations on systems requirements, such as energy utilization, form factors, performance, etc.

In order to appropriately size and designate energy harvesters for sensor nodes, the power features of different energy harvesters are widely considered by researchers and engineers [35]. A classification of common energy harvesting sources and corresponding energy harvesters used in IoT is presented in Table 2.1. The voltage and current features of different energy harvesters largely differ from each other, due to the intrinsic differences in temporal distributions of the available amount of different energy sources and the physical principles of power conversion. The following part of this section introduces each kind of energy sources and energy harvesting techniques listed in Table 2.1.

Energy source	Energy harvester
Light (solar, artificial)	Photovoltaic cells
Radio waves	Radio frequency harvester (antenna)
Flow (air, liquid)	Wind turbine, hydrogenerator
Mechanical (vibrations, pressure, stress-strain)	Electromagnetic, electrostatic, piezoelectric harvester
Heat	Theomo electric generator

TABLE 2.1: Classification of energy sources and energy harvesters in IoT.

2.1.1 Light Energy Harvesting

Due to the abundant energy amount of light, whether from outdoor sunlight or indoor artificial light, light energy becomes a feasible source to powering sensor nodes and is historically treated as a substitute for battery supplies [36, 37]. Light energy can be converted to DC power by photovoltaic (PV) cells, which consist of semiconducting materials, e.g. silicon. When PV cells absorb light, electrons are excited by the photovoltaic effect, producing an electric potential by the separation of electrons and holes.

Given a fixed intensity of light, the output current from PV cells manifests an inverse relationship with the output voltage, as there is a semiconducting bypass within the PV cells. Although the power conversion efficiency may vary among different PV cell techniques (such as monocrystalline, polycrystalline, thin film), the curve shapes of current-voltage relationships are similar. Obviously, higher irradiance leads to higher current output when the output voltage is fixed, because there is more intensive light sources provided. More importantly, the output feature of PV cells can be summarised like "an inverse semiconductor" —— when the terminal voltage is low, the output

current is almost constant and close to short-circuit current; when the terminal voltage gets close to open-circuit voltage, the output current significantly decreases and finally terminates at the open-circuit voltage.

Typical current-voltage curves of PV cells are shown in Figure 2.1, with an example of a monocrystalline cell given five values of illumination intensity from 200 W/m^2 to 1000 W/m^2. When the voltage is under 15V, the PV cell is similar to a current generator (so when the voltage increases, the power increases almost linearly). When the output voltage increases above 15V, the output current drops significantly and reaches zero at around 22V. According to this phenomenon, there is a voltage point where the cell produces the maximum power, which is named Maximum Power Point (MPP) as indicated by black dots in Figure 2.1.

● Maximum Power Point

FIGURE 2.1: Typical current-voltage curve of a solar module (monocrystalline, adapted from [38])

In order to extract as much power as possible out of PV panels, most energy harvesting systems with PV modules adopts maximum power point tracking (MPPT) techniques [39–41]. MPPT is achieved by dynamically controlling the output voltage of PV cells around the maximum power point (MPP).

Outdoor sunlight and indoor artificial light are two main sources for light energy harvesting. The illumination intensity of direct sunlight on the earth's surface is typically 1000 W/m^2 [42], while the typical indoor illumination intensity is 10 W/m^2 [34]. Due to this large difference in the power density of these two circumstances, PV modules are more prospective in outdoor applications for harvesting solar energy. Conversion efficiency of PV cells is typically 15% to 25% in outdoor conditions [43].

Solar energy is an uncontrollable but partially predictable source [10, 44]. Solar irradiance demonstrates daily and annual periodicity due to the regularity of celestial movements, as well as irregular variations due to cloud movements, air mass, etc. A 3-year trace of diurnal global horizontal solar energy available measured in Los Angeles from 2012 to 2014 is presented in Figure 2.2, and an example of daily dynamics of global horizontal solar irradiance of the same location is presented in Figure 2.3. As shown in both figures, the predictability is reflected from the roughly annual and daily periodicity, and the uncontrollability and randomness relates to the irregular variations, which include both daily variations in an annual scale and variations over a few seconds and minutes on a daily scale.

FIGURE 2.2: Daily global horizontal solar energy available in Los Angeles 2012-2014 [45].

FIGURE 2.3: One-day dynamics of global horizontal solar irradiance in Los Angeles 29 April 2016 [46].

In order to make full use of solar energy, substantial efforts have been made to develop and improve energy harvesting sensor nodes with solar panels [36, 37]. Generally, solar energy harvesting approaches adopt large energy storage, e.g. a rechargeable battery, to smooth out the daily and annual variations. Examples of solar-powered sensor nodes are presented in [9, 36, 47], and a comprehensive review on solar-powered sensor nodes is published in [8].

2.1.2 Radio Frequency Energy Harvesting

Radio Frequency (RF) energy exists in time-varying electromagnetic fields, which widely spread in our environment now due to the propagation of wireless networks, such as Wi-Fi and cellular phone signals [48]. When radio waves pass through an antenna, due to electromagnetic induction, AC voltage is generated. This AC voltage can be rectified and regulated to DC power for sensor nodes. The received RF power is reciprocal to the square of distance from the source to the destination. The maximum conversion efficiency from RF waves to DC power is typically 50-75% given a transmission distance of 100 metres [34].

Due to the widespread deployment of telecommunication networks, RF energy harvesting becomes available in a wide range of locations, both outdoors and indoors. Compared to light energy harvesting, RF harvesting shows its strength in indoor applications as there is often low or no light intensity inside buildings.

A basic and common example of RF harvesting is RF Identification (RFID). In a passive RFID application, an RFID reader transmits RF signals to an RFID tag for asking its tag information. The tag absorbs the signals and energy through its antenna, and then responds the reader with its information. Up to now, Wireless Identification and Sensing Platform (WISP) [49, 50] is presented to show the possibility of the integration of RF energy harvesting in IoT applications.

2.1.3 Flow Energy Harvesting

Flow-based energy harvesting utilizes turbines and rotors to collect the kinetic energy in air flow or liquid flow. Air flow is converted by wind turbines and liquid flow is converted by hydrogenerators. Wind turbines and hydrogenerators are normally in different mechanical structures (shapes), but the fundamental principles of them are the same.

Wind turbines are manufactured in a wide spectrum in terms of dimensions, from a large-scale wind farm (arrays of large turbines) to a portable micro wind turbine. Micro wind turbines are suitable for battery charging and powering autonomous electronic devices.

A raw voltage output trace of a micro wind turbine given a blast of wind is presented in Figure 2.4. Given a constant blow, a wind turbine should produce a sinusoidal voltage signal. Its voltage output vibrates from the positive domain to the negative domain with time, so a rectifier is normally required in order to utilize this AC power for DC load.

FIGURE 2.4: Dynamics of a micro wind harvester (reproduced from [51]).

Similar to solar energy, wind energy is uncontrollable but partially predictable. Sharma et al. [52] introduce a system that achieves available wind energy predictions based on downloaded weather forecast information within recent 3 days. Also, Cammarano et al. [53] present a wind and solar energy predicting method which dynamically adjusts its time horizon of prediction in order to achieve higher accuracy than its prior methods.

Hydrogenerators harness the energy in moving liquids, such as water or a mix of different liquids. Traditionally, hydrogenerators are used for generating large-scale electricity from rivers and streams. However, since the possible underwater applications in IoT, hydrogenerators can be a suitable alternative for powering sensor nodes. For example, Morais et al. [54] incorporate a small-sized hydrogenerator as a part of energy harvesting supply for sensor nodes.

2.2   Energy Storage for Sensor Nodes

Energy harvesting supply is variable and intermittent over time, causing disparity between power supply and power consumption. In order to deliver stable power output from a varying source, a critical component in an energy harvesting power unit is energy storage, which buffers the harvested energy and powers the load when needed. Besides its ability to buffer energy and its effect on overall efficiency, energy storage has a dominant effect on the size, cost, and lifetime of sensor nodes [14]. Therefore, how to design energy storage is a critical concern in deploying energy harvesting sensor nodes.

Technologies of energy storage used in sensor nodes are generally divided into two categories: rechargeable batteries and capacitors, which are different from each other in

terms of energy density, power density, lifetime, discharging features, leakage, etc. In general, batteries have higher energy density (containing more energy with the same volume/weight), lower leakage, and a more stable discharging curve (a stable voltage output while discharging), while capacitors have higher power density (higher limits for charging/discharging current), and longer lifetime in terms of charge-discharge cycles [14, 36]. The choice of these two forms of energy storage depends on application requirements. These two technologies and their implementations will be briefly reviewed in the following subsections.

2.2.1   Rechargeable Batteries

Batteries are more energy-dense than capacitors and manifest a stable voltage output when discharging. Rechargeable batteries have been widely adopted in mobile devices. Rechargeable batteries are generally made in the following techniques: Sealed Lead Acid (SLA), Nickel Cadmium (NiCd), Nickel Metal Hydride (NiMH), Lithium Ion (Li-ion), and Lithium ion Polymer (Li-Po). Due to the similar techniques and features of Li-ion and Li-Po batteries, Li-ion will be used to represent Li-ion and Li-Po batteries in this subsection. SLA and NiCd batteries are less likely to be implemented in energy harvesting sensor nodes [14, 36]. SLA batteries suffer from low energy density and are normally bulky and heavy, which is unfavorable for sensor nodes. NiCd batteries involve memory effect, i.e. decrease of energy capacity after repeated partially discharging and recharging, which is a common situation in energy harvesting implementations.

Compared to SLA and NiCd batteries, NiMH and Li-ion batteries show a strength in energy density in both weight and volume, and hence, are more suitable for energy harvesting applications [14, 36, 55, 56]. A comparison of two commercial NiMH and Li-ion batteries is listed in Table 2.2 with a variety of perspectives and features. Li-ion batteries are typical lighter than NiMH batteries, with weight energy density 2-3x and volume energy density 1-2x to NiMH batteries. Also, Li-ion batteries significantly outperform NiNH batteries in terms of charging efficiency and self-discharge rate. However, Li-ion batteries are normally more expensive than NiMH batteries, and require more complicated pulse charging circuits [36]. NiMH batteries also provide a relatively constant voltage supply during discharging [9].

NiMH and Li-ion batteries have been widely implemented in energy harvesting sensor nodes. Heliomote [36] uses two NiMH batteries in series to match the charging voltage (2.2-2.8V) with the MPP of the solar panel. HydroSolar [55] also adopts two NiMH batteries to avoid the Li-ion charging hardware. Jiang et al. [18] design a hybrid storage system including a lithium based rechargeable battery as the secondary buffer, due to its high efficiency and charge density.

	NiMH (Panasonic BK150AA)	Li-ion (EEMB LIR14500)
Nominal voltage	1.2 V	3.7 V
Charge capacity	1500 mAh	750 mAh
Energy capacity	1.80 Wh	2.775 Wh
Weight	26 g	20 g
Dimensions	⌀14.5mm × 50.5mm	⌀14.1mm × 48.5mm
Weight energy density	69 Wh/Kg	139 Wh/Kg
Volume energy density	216 Wh/L	366 Wh/L
Operating temperature	-20°C to 65°C	-20°C to 60°C
Charging cycles (until 80% capacity)	>500	>300
Reference price	£2.91	£3.25
Charging efficiency [56]	66%	99.9%
Self-discharge [56]	30% per month	10% per month
Charging Method [56]	Trickle	Pulse

TABLE 2.2: Comparison between commercial NiMH and Li-ion rechargeable batteries.

Despite the high energy density and stable discharging voltage, batteries still show a typical drawback at short lifetime (less than 5 years [17]), which involves manual replacement of batteries or devices after the battery lifetime expires. Also, batteries raise environmental concerns due to the heavy metals and toxic chemicals within. If not properly charged, Li-ion batteries can cause safety issues, i.e. explosion and fire, which are problematic when deployed in distant and wild places. In addition, rechargeable batteries are susceptible to temperature. Most batteries only exhibit their rated characteristics around 20°C, and lose their efficiency and capacity when operating at extreme temperatures (around their rated limits) [56].

2.2.2 Capacitors

Due to the lifetime limits and pollution issues of batteries, capacitors, typically super-capacitors, are considered as an alternative to replace rechargeable batteries as energy storage. Supercapacitor (also known as ultracapacitors or electrostatic double-layer capacitors) are capacitors with higher energy density than electrolytic capacitors. Unlike conventional capacitors, where charges are stored and separated by solid dielectric, supercapacitors maintain charges based on double-layer or pseudo-capacitive charging phenomena [57]. Supercapacitors are still much less energy-dense than batteries, but act as a transition from capacitors to batteries.

Compared to rechargeable batteries, supercapacitors exhibit strengths in a large number of charge/discharge cycles, long lifetime (20 years), high charge/discharge efficiency (98%). The self-discharge rate of supercapacitors is higher than batteries, with 5.9-11% of maximum capacity per day [58, 59], but this leakage is insignificant compared to the small capacity and the total energy gained per day. The main constraint

of supercapacitors is still the low energy density, which results in large storage dimensions if the aim were to achieve a comparable capacity with batteries. In order to maintain the same form factors of sensor nodes, designers have to adapt system architecture to a small storage (compared to batteries).

Prometheus [18] introduces supercapacitors into energy storage for sensor nodes whereby two 22F supercapacitors are used in combine with a Li-Po battery. AmbiMax [60] also proposes a hybrid storage design similar to Prometheus, but with two more 10F supercapacitors for wind energy harvesters. To achieve longer lifetime than battery-based sensor nodes, Everlast [19] demonstrates the feasibility of replacing batteries with supercapacitors in energy harvesting sensor nodes, designing a power system that adopts a 100F supercapacitor as the only energy reservoir.

However, farad-level supercapacitors occupy a significant part of device volume. The advent of energy-driven computing [61] introduces the application and design scenario where execution happens only if there is energy available. Within this scenario, energy storage using millifarad-level supercapacitors are investigated in energy harvesting sensing applications [33, 50]. Furthermore, intermittent computing, which will be illustrated in the next section, enables computation given intermittent power, making progress with electrolytic capacitors or even without dedicated storage (only microfarad-level parasitic capacitance).

2.2.3   Discussion

To summarise, due to the requirements on lifetime, environmental-friendliness, and form factors in energy harvesting sensor nodes, the energy storage designs have transformed from batteries to supercapacitors, and eventually eliminated the need for dedicated storage.

Batteries have been the preferable choice for buffering harvested energy and powering sensor nodes because they make sensor nodes easy to program and operate reliably until the battery lifetime expires. However, the environmental issues and short lifetime of batteries limit the deployment of ubiquitous sensors. Supercapacitors avoid the problems of batteries and have been used to replace batteries, but the low energy density of supercapacitors also makes sensor nodes bulky and heavy in order to achieve sufficient capacity for uninterrupted operations. Recent development of intermittent computing enables forward execution over power outages and encourages storage-less designs in energy harvesting sensor nodes.

Although the minimum need for storage capacity to operate sensor nodes decreases with the evolution of computing techniques, decreased storage does limit the flexibility of energy usage. A storage-less system has to consume the incoming power immediately, otherwise the energy is wasted. This fact consequently restricts the application

scenarios of storage-less systems to energy-driven applications, where execution needs to run only when there is available energy sources to harvest. However, energy-driven applications do not cover all the demands in IoT, so simply reducing the storage need is not always desirable. A wider spectrum of storage designs should be explored to suit and optimise for different application scenarios.

2.3   Energy-Neutral Computing

Energy-neutral (EN) computing aims to operate sensor nodes with at least a certain performance level over a period of time. Energy-neutrality can be described as the following equation:

$$E_{min} \leq E_{t_0} + \int_{t_0}^{t_0+\Delta t} [P_h(t) - P_c(t)]dt \leq E_{max} \tag{2.1}$$

where $P_h(t)$ and $P_c(t)$ are the harvested and consumed power at time t, t_0 is the time when EN computing is meant to start, Δt is the length of period during which EN conditions are achieved, E_{t_0} is the initial available energy in energy storage at time t_0, E_{min} is the minimum amount of stored energy below which the system cannot sustain (typically due to insufficient supply voltage), and E_{max} is the maximum capacity of energy storage beyond which the harvested energy is wasted. $P_c(t)$ includes the power consumption of the whole system, such as the MCU, peripherals, power conversion circuit, and the power leakage of energy storage. $P_h(t)$ is the harvested power after conversion.

EN devices are typically powered by solar cells [62], and Δt is typically 24 hours or one year to suit the period of the solar energy source. In order to achieve energy neutrality over such a long term, sufficient amount of energy storage, typically in the form of rechargeable batteries, is required to smooth out the large temporal variations of harvested power. The capacity of the energy storage is determined by how long the system tries to maintain a stable performance as larger energy storage tolerates more energy differences. In general, the length of Δt and the difference between P_h and P_c determine how much storage is required, and on the other hand, the capacity of energy storage limits how long Δt can be.

In order to ensure that the system works uninterruptedly by managing the stored energy (the middle term in Equation 2.1) between E_{min} and E_{max}, EN computing dynamically adapts system performance and power consumption over the period Δt. Typical adapting techniques include adjusting workload duty cycles and participation in network activity [61].

Kansal et al. [9] illustrate a preliminary power management algorithm by which the incoming energy is estimated by an Exponentially Weighted Moving Average (EWMA) of the past recorded slots of harvested energy, and the system tries to exploit the harvested energy by scaling its duty cycles. Vigorito et al. [63] introduce a Linear-Quadratic Tracking (LQT) approach to scale duty cycles based on the current battery level, and as evaluated in its datasets, mean duty cycle is improved by 6-32% and duty-cycle variation is reduced by 6-69% compared to [9], which means the system works with a more a stable performance. In [11], a Proportional-Integral-Derivative (PID) controller is used for monitoring and stabilizing the voltage of a supercapacitor-based energy storage, and hence, the storage level of this system. While these approaches achieve satisfactory energy neutrality for the magnitude of hours, they all show a latency when responding to the harvested power, and high variance of duty cycles when adapting to a new power trace. Additionally, approaches in [63] and [9] rely on an accurate estimating algorithm to detect the remaining battery energy, which is vulnerable to deployed time and temperature.

In [64], a prediction algorithm for solar energy named Weather-Conditioned Moving Average (WCMA) is presented, in which both the current and the past weather data are taken into account to achieve higher accuracy than EWMA methods. It is reported by the authors that the average prediction error is improved from 28.6% in EWMA to 9.8% in WCMA over a test duration of 45 days, but it is unclear in the article that how to harness this prediction to improve the system performance. Similarly, weather forecast is adopted in [52], by which the authors build a model to approximate the available solar and wind energy. Although these two methods based on weather data provide high prediction accuracy, the network overheads for receiving these data are not presented, and how to fully utilize this daily prediction is still a problem.

Different from the aforementioned daily EN operations, a long-term annual power management based on duty-cycling is presented in [10] to achieve annual energy neutrality. The authors use an adjustment factor, which is dynamically calculated from the historical windows, to modify the design-time energy prediction model to a more realistic model, and determine its performance level accordingly. However, this algorithm is only tested in simulation instead of practical experiments. Moreover, for such a long-term EN operation, a large battery is required, but the battery deterioration is ignored in their analysis.

In [12], a task scheduling algorithm for optimising the performance of an energy harvesting system (typically based on PV harvesters) is exhibited. Given a predicted power trace, storage bounds, energy consumption of tasks and quality of tasks, the proposed scheduling algorithm is proved to be able to find the optimal scheduling in a pseudo-polynomial time which leads to the maximum sensing quality. While this algorithm provides an ideal solution for power management, it requires that the energy source should be predictable with high accuracy, and the energy cost and quality

of each task should be defined at design time. The first requirement almost constrains this algorithm within the cooperation of solar energy. The second requirement is hard to achieve since a) in practice the energy consumption of tasks may change due to temperature and dynamic data amount [65] and b) the energy cost of a system includes many elements other than the energy consumption of computing tasks.

EN computing efficiently utilizes energy and maintains system performance, ensure reliability and periodic task execution despite variable harvesting power input. However, in almost all energy neutral approaches reviewed above, a large energy storage, i.e. a rechargeable battery, is in need in order to buffer temporal energy variations. The usage of batteries poses sustainability challenges due to the limited lifetime and pollution issues. Recent research develops intermittent computing and power-neutral computing, which minimise the need for energy storage. The next two sections (Section 2.4 and Section 2.5) review the methodologies of these two research topics.

2.4   Intermittent Computing

Energy harvesting provides an autonomous power supply for wireless sensor nodes as an alternative of battery power. However, with small storage, energy harvesting systems inevitably suffer from frequent power outages, which affect forward execution of programs. Intermittent computing (IC, also known as transient computing) aims to maintain forward execution and computation correctness through power failures [66]. Intermittent execution spans its execution and intermittently computes over power outages, while conventional execution restarts after power interrupts. A typical characteristic of an IC system is that it starts executing whenever there is power available and suspends during power outages; after power recovery, it can continue its prior task correctly instead of restarting from the beginning of a program.

Due to different design considerations, the methodologies in IC varies in a wide spectrum [67]. These methodologies include saving snapshots of system state to non-volatile memory (NVM), breaking down execution into small tasks, hardware circuits for suspend and restore operations, etc. The existing IC approaches can be classified into four types: checkpointing, reactive IC, task-based IC, and non-volatile processors (NVP). The following part of this section explains the each methodology one by one, as well as their works and current research progress.

2.4.1   Checkpointing IC

Checkpointing IC inserts checkpoints into code at compile time. When a checkpoint is called, the system checks the current available energy amount. If this amount is less

than a predefined threshold, which indicates the available energy may not be enough to sustain execution, a snapshot saving function is called at this checkpoint. To save a snapshot of the system computing state, the system copy current stacks and heaps, local and global variables, general registers, the stack pointer, and the program counter, into the NVM. A checkpointing system continuously operates until it encounters power outages, where the supply voltage is less than the minimum operating voltage of the systems. After the supply voltage recovers, the system restore its state from the last checkpoint, and hence, continue its execution from that checkpoint.

Mementos [66] first provides a checkpointing solution in which checkpoints are planned at compile time. Mementos includes three strategies of placing checkpoints, which are placing at every loop, placing at every function call, and an auxiliary timer delay to determine the minimum cycle between two adjacent checkpoints. Additionally, programmers can also insert or delete checkpoints manually as a custom option. Two NVM blocks are used and snapshots are saved to the two blocks alternately, so there is always at least one available and complete snapshot even if the energy is depleted during saving a new snapshot. One significant shortcoming of Mementos is the instrumenting strategy: with the different sizes of loops and functions, the granularity of checkpoints can be either too small, which introduces high run-time overheads, or too large, which leads to non-termination where the execution can never get to the next checkpoint. It is a concern in Mementos that how to set the voltage threshold which triggers saving snapshot. Setting this too high leads to redundant snapshots, while setting this too low leads to the failure of saving snapshots and cannot guarantee forward progress.

HarvOS [68] is proposed to improve the strategies of inserting checkpoints in Mementos. HarvOS analyses the control-flow graph of a program and splits it into sub-graphs with a checkpoint inserted for each sub-graph. To reduce the number of checkpoints compared to Mementos, the size of sub-graphs is set close to the worst-case number of useful cycles the MCU can execute until the next checkpoint. To reduce the size of snapshots, the RAM usage in each sub-graph is analysed and the checkpoint is placed at the point with the least RAM usage. HarvOS claims to reduce 68% checkpoints on average compared to Mementos.

Chinchilla [69] proposes a checkpointing tool which automatically overprovisions checkpoints at compile time and adaptively eliminates unnecessary checkpoints at run time. Compared to Mementos and HarvOS, Chinchilla relieves the programming efforts on manually inserting checkpoints while still achieves an efficient number of checkpoints at run time.

An advantage of the checkpointing method is the size of a specific snapshot can be estimated from the program execution flow to find a smaller snapshot [68]. However,

there are still two significant challenges remaining unsolved in checkpointing methods: idempotency violation and non-termination.

An execution is idempotent if it can be repeated while maintaining the same result [70]. Non-idempotent actions include I/O operations and NVM writes, which are fairly common in IC applications. Repeating non-idempotent actions can leads to undesired results, so these non-idempotent actions should be executed only once. Checkpointing systems repeat executing the code between two adjacent checkpoints, and hence, cause non-idempotency. Current compile-time checkpointing methods as listed above are not able to ensure idempotency.

Non-termination in checkpointing systems exhibits when the energy consumption of execution between two checkpoints is too much that the system energy buffer and harvested supply cannot sustain. Non-termination typically happens when the instrumentation strategy of checkpoints ignores the size of the energy buffer, as in Mementos. HarvOS and Chinchilla manage to mitigate non-termination, but they cannot eliminate this problem as they cannot dynamically insert checkpoints at run time according to varying environmental sources.

2.4.2   Reactive IC

Instead of instrumenting checkpoints at compile time, reactive IC does not set predefined checkpoints but save snapshots at run time when the supply voltage is detected to be lower than a threshold that indicates an imminent power failure. Therefore, the snapshot saving operations is only invoked when there is an indication of an imminent power outage, i.e. a low supply voltage. Also, after saving a snapshot, a reactive IC system suspends its execution and enter a low-power mode, rather than continues execution until a power outage as checkpointing systems do. When the voltage supply recovers above a restore threshold, the system either restores the last snapshot if the system reboots, or just continues execution if the system comes back from the low-power mode.

Hibernus [32] saves only one snapshot before a power interruption and then enter the sleep mode. Two fixed voltage thresholds, V_H and V_R, are predefined for hibernation (save a snapshot and sleep) and restoring a snapshot. An on-chip voltage comparator and an on-chip voltage reference generator are used for monitoring the supply voltage and triggering hibernation when the supply voltage drops to V_H or restoration when the supply voltage recovers to V_R. A voltage trace is shown in Figure 2.5 to explain Hibernus behaviours, and this trace is representative for a reactive IC system behaviours. To adapt thresholds to variable energy sources, Hibernus++ [27] implements dynamic self-calibration for suspend and restore thresholds by executing a hibernation test. By using adaptive thresholds instead of fixed thresholds as in Hibernus,

Hibernus++ makes itself compatible with a variety of energy sources. Compared to Hibernus, Hibernus++ improves application execution time by reducing the overheads of suspend and restore operations.

FIGURE 2.5: Voltage trace with hibernation and restoration points in Hibernus (taken from [32]).

Quickrecall [71] is a similar approach to Hibernus except replacing RAM with NVM, so that all the run-time volatile data become non-volatile and only registers are necessary to be saved in a snapshot. An external voltage comparator detects a triggering voltage V_{trig} to back up only peripherals and registers. Compared to the voltage thresholds in Mementos and Hibernus, V_{trig} in Quickrecall is lower since the reduced energy and time overheads for saving and restoring a snapshot. However, using NVM as RAM may lead to the higher cost of NVM accesses. A comparison between Hibernus and Quickrecall is presented in [72], showing that Quickrecall performs worse when the frequency of power interrupts is low as the NVM consumes more than volatile RAM, and performs better when the frequency of power interrupts is high as the overheads of saving snapshots are much lower.

Reactive IC methods only save snapshots when power failure is imminent, and hence, reduce the number of snapshots compared to checkpointing methods. Also, reactive IC avoids code re-execution by suspending execution after saving a snapshot, and hence, ensures idempotency.

The RAM usage varies at run time, so the size of snapshots in reactive IC also varies throughout code execution. To circumvent this issue, Hibernus saves the entire RAM in each snapshot while Quickrecall does not use RAM at all. Comparing Hibernus to checkpointing methods, the overheads of saving snapshots in Hibernus is larger as checkpointing methods can avoid saving large snapshots by analysing the program. Such high saving overheads becomes significant when the frequency of power outages increases. Increasing the size of energy storage in reactive IC should be helpful to mitigate frequent snapshot taking because the increased energy storage can filter the variations of supply voltage and avoid frequent voltage drops.

2.4.3   Harvest-Store-Use IC

Harvest-store-use IC systems perform a complete task in one consecutive period when
the harvested energy in energy storage is enough. A complete task typically includes
sensing, processing, and transmitting actions. In order to sustain a successful task ex-
ecution, the required capacity of energy storage is larger than the minimum required
storage in other IC methodologies. Harvest-store-use systems need to calibrate the en-
ergy consumption of the task at design time and set an energy threshold to trigger
execution based on that energy consumption. When the threshold is reached, which
means there is enough energy for a task, the system performs one task and sleeps until
the next threshold trigger. As shown in Figure 2.6, the behaviours of the amount of
stored energy can be seen as alternating in turn between two states: the collecting state
and the executing state.

FIGURE 2.6: Harvest-Store-Use execution (taken from [73]).

Monjolo [25] is an early design following the harvest-store-use pattern. Monjolo presents
a home power meter, whereby a current transformer is installed around the main power
cable and provides the energy for this metering system. When the energy stored in a
500μF capacitor reaches a predefined amount, the system transmits a data packet. An-
other wireless receiver keeps collecting these packets and approximates the power of
the main cable based on the receiving frequency of packets. Such a system contains
little sensing and processing work on the transmitting node, and instead, it treats the
intensity of energy sources as the sensing data, and processes this translation of data
on the receiving node which is powered stably.

WISPCam [50] is a wireless camera that obtains energy from an RF harvester. The
harvested energy is stored in a 6mF supercapacitor and the data (photos) are saved in
NVM. Once the energy is sufficient for taking one photo, the system starts execution
and depletes the energy for taking a picture and data transmission.

Similarly, Dynamic Energy Burst Scaling (DEBS) [33] also wakes up and executes tasks
when there is enough energy in the 80μF capacitor. The major difference between DEBS
and the above two approaches is DEBS can adjust the energy thresholds dynamically

for a set of different tasks and generates energy bursts according to which task is in need.

Harvest-store-use paradigms are suitable for occasions where the harvested power is too weak to support the power consumption of any normal execution (other IC methodologies may quickly deplete energy storage and make little progress). Also, harvest-store-use methods circumvent the idempotency issues by complete tasks in one burst. However, this pattern is task-based, which means its operation is limited to one or several fixed energy-defined tasks and also relies on high-quality design-time profiling of tasks.

2.4.4 Task-based IC

Task-based IC decomposes a program into a series of atomic tasks, which only deliver non-volatile results after all operations in a task are completed [70]. Task-based IC is achieved by programming and execution models, which aim to ensure NVM consistency and idempotency. In such models, accesses to NVM and I/O operations are carefully managed to prevent idempotent violations. To ensure idempotency, the program control flow is divided by task boundaries, and the communication between tasks is enabled by reading or writing NVM data on those boundaries. To avoid non-termination, the maximum size of one task is limited by the capacity of energy storage. Therefore, task-based IC can be seen as a rigorously-organized and fine-grained check-pointing method, which eliminates the the non-termination and idempotency problems in checkpointing IC. Task-based systems feature with fast suspend and restore operations because only the runtime and the current task should be versioned and restored through power outages [67].

DINO [70] proposes the first task-based IC programming and execution model, illustrating the task-based idea and providing a basic groundwork. DINO implements the programming and execution model on the LLVM compiler for C code, with program libraries and compiler passes. Chain [74] improves DINO data flows with "Channels", which is dedicated to manage non-volatile data, guaranteeing the correctness on applications with both idempotent and non-idempotent code. Alpaca [75] introduces data privatization which reduces memory usage compared to Chain.

A main drawback of DINO, Chain, and Alpaca is they require great programming efforts for programmers to understand the implemented libraries and redesign a program according to the task-based concept. A recent work, CleanCut [76], proposes an auxiliary tool to check and automatically decompose the non-terminating tasks (the energy consumption of which exceeds the capacity of system energy storage).

Also, like checkpointing IC, task-based IC inevitably involves re-execution. Alpaca, the state-of-the-art task-based approach, reports a run time overhead of 1.3-3.6x compared to plain C code given constant power supply.

2.4.5   Non-Volatile Processors

Non-Volatile Processors (NVPs) incorporate automatic backup and restore hardware within the chips. A comparison of memory architecture between traditional processors and NVPs is shown in Figure 2.7. The traditional volatile elements are replaced with non-volatile elements to achieve efficient backup and restore operations with a faster speed and lower energy consumption than the conventional memory architecture. To be specific, the registers and cache are equipped with built-in additional non-volatile backup and restore circuits, so that when the supply power is going to disappear, the computing state can be saved locally just beside the elements, rather than being copied out into an external NVM. It is reported that the backup and restore speed of NVPs can be 2-4× magnitudes faster than the state-of-the-art NVM based commercial processors [77].

FIGURE 2.7:   Memory architectures of traditional processors and NVPs (taken from [77]).

Wang et al. [78] present a preliminary NVP with $3\mu s$ backup time and $7\mu s$ restore time, which enables the processor to operate safely under a 20 kHz square wave of power. As a comparison, the existing MCUs in TI MSP430 family can only achieve $212\mu s$ and $310\mu s$ for saving and restoring states respectively. Su et al. [79] extend the backup and restore time overheads to a system level, presenting a NVP with $46\mu s$ system-level wake-up time and $14\mu s$ system-level sleep time. Liu et al. [80] integrate a NVP into a system-on-chip with independent backup and restore circuits for peripherals.

NVP-based research follows with the development of NVP hardware. Ma et al. [81] examine the performance and energy consumption of several types of NVPs with different ambient sources, providing a guideline for NVPs selection. The concept of "Incidental Computing" based on NVPs is proposed in [82] to improve the forward progress under unstable power supply, and also provides an evaluation of performance on NVPs. Essentially, it pays more attention to processing forward data in need than the buffered historical data from recovery, but an incidental recomputing on the historical data is performed when there is abundant energy. It is reported that this approach outperforms the existing save-and-use computing scheme by 2.2-5× in the simulation with respect to an image processing speed, and also the forward progress is improved by 4.28× on average over a basic NVP.

NVPs perform well in terms of the response to power intermittency, but the research on how to deliver better forward progress with NVPs is limited. Dynamic Voltage and Frequency Scaling (DVFS) can be a potentially applicable solution [83]. In a traditional NVP, the small buffering capacitor tends to be either charged to be full or depleted rapidly and frequently [84]. This behaviour accounts for a large part of backup and recovery overheads, so power management based on NVP is in need.

2.5 Power-Neutral Computing

While IC aims to ensure forward execution despite frequent power outages, energy harvesters may also generate more power than systems can consume when ambient sources are sufficient. Such excessive energy is wasted if not stored for later usage or consumed immediately.

2.5.1 Principles of Operations

Power-neutral (PN) computing aims to manage power without additional storage or with only a very limited amount of storage which can only sustain its system for milliseconds. In principle, power-neutral computing is a special case of energy neutral computing when Δt in Equation 2.1 is equal (or close) to zero. Technically, PN computing scales the instantaneous system power consumption to match the instantaneous harvested power with theoretically zero storage (in other words, energy neutrality is met instantaneously). PN operations can be translated into the following expressions:

$$P_h(t) = P_c(t) \tag{2.2}$$

$$where \quad t \in \{t | V_{cc}(t) \geq V_{min}\} \tag{2.3}$$

where V_{cc} is the input voltage of the computing load, and V_{min} is the minimum voltage required for the system to operate. Equation 2.2 describes the methodology of power neutrality (dynamic and instantaneous power adaptation). Equation 2.3 limits the requirement for power neutrality that the system should be powered and active to make reactions of performance scaling. This requirement may change according to different system designs, but for contemporary computing and sensing loads, this is determined by the supply voltage.

Given a very limited amount of storage and a range of scalable performance and power consumption, PN computing scales down performance if P_h is lower than P_c, such that V_{cc} remains stable, which extends execution time and avoids suspend and restore operations. On the other hand, PN computing scales up performance if P_h is higher than P_c, such that the excessive harvested energy is immediately consumed on useful work rather than wasted.

In practice, however, there does not exist a system that can adjust its power consumption instantaneously to the harvested power without any overheads. Any performance scaling costs a small amount of time and energy overheads, which a system cannot afford without any energy storage. Therefore, a minimum storage is still required, normally in the form of decoupling or parasitic capacitance, to provide a small but sufficient amount of energy for scaling performance and adapting power consumption.

In order to achieve power neutrality, a system has to adapt its performance and hence power consumption. Performance scaling can be achieved by hardware controlling, such as Dynamic Frequency Scaling (DFS) [51], Dynamic Voltage and Frequency Scaling (DVFS) [85], or switching on/off load elements [85, 86] (also known as Dynamic Power Management, DPM [87] or hot-plugging). Apart from these achieved methods, duty-cycle scaling and task scheduling are also choices for changing performance and consumption, though they have not been implemented in current research yet.

2.5.2   Recent Approaches

The concept of PN computing is proposed in [51] and implemented on a Texas Instrument MSP430FR5739 MCU without an external energy buffer. As shown in Figure 2.8, the executing load is directly connected to a regulated energy harvesting source. The control scheme in [51] utilizes DFS with a voltage feedback. Specifically, two voltage thresholds, V_{dec} and V_{inc}, are set for detecting voltage variance caused by power inequality and then scaling performance accordingly. In order to respond fast to power difference, the capacitance is reduced to $19\mu F$, which is only the parasitic and on-board decoupling capacitance. When $P_h(t) > P_c(t)$ and the operating voltage V_{cc} increases rapidly due to the small capacitance and reaches V_{inc}, the MCU increases its operating frequency resulting in faster computing speed and higher power consumption, and

also increases the thresholds between which the new voltage value is contained; and vice versa, a reverse procedure is executed for $P_h(t) < P_c(t)$. In a word, this control scheme is trying to make the operating voltage stable around a desired value so that $P_h(t)$ equals $P_c(t)$ approximately.

FIGURE 2.8: Architecture of an example power neutral system based on TI MSP430FR platform (taken from [51]).

A similar control scheme is adopted in [85] where the platform is an MP-SoC adopting DVFS and DPM, which leads to higher performance, higher power consumption, and more operating points than the MCU in [51]. A 47mF supercapacitor is used for safely overcoming performance switching where the power consumption of the board is normally above 2W. As an illustration for how to scale performance by DVFS and DPM, Figure 2.9 presents an example application profile of 'power consumption vs performance' when DVFS and DPM applied on a heterogeneous multi-processor system-on-chip (MP-SoC) platform. The SoC used in this platform is the Samsung Exynos5422 big.LITTLE SoC with four 'big' high-performance A15 cores and four 'LITTLE' low-power A7 cores. In this case, the performance refers to the speed of executing this application for one time and is proportional to the operating frequency under a certain core configuration. As shown in the figure, each performance level (a pair of frequency and core status, also named as an operating point) requires a certain power consumption. At run-time, the system dynamically switch its performance among these operating points so as to timely match $P_c(t)$ with $P_h(t)$.

There are three advantages in this kind of PN control scheme. First, the voltage is stabilized so it can offset ephemeral power drops which cause insufficient voltage supply and power failures, and therefore the lifetime increases (e.g. reported by 4-88% in [51]). Second, as power neutral computing eliminates many elements that required in EN systems, such as large energy storage, power converters and MPPT units, the size and cost of devices is reduced and the number of power consumption components also decreases. Third, if powered by a solar panel and the operating voltage range encompasses the MPP of the given solar panel, the system embraces an intrinsic MPPT characteristic as it can stabilize the voltage around a target value.

FIGURE 2.9: Board power consumption of ODROID XU4 vs operating frequency and
core configurations, running CPU intensive application Raytrace (taken from [85]).

Similarly, Wang et al. [86] propose a storage-less and converter-less approach which
can be classified as a power neutral system. In this design, a 47μF bulk capacitor is
equipped with a 3.29mW non-volatile MCU and up to 16.5mW peripherals. This ca-
pacitor is also small enough compared to the 19μF capacitance operating with an up
to 3 mW MCU in [51]. An external MPPT controlling element dynamically adjusts the
power duty-cycle for the non-volatile load in order to match the harvested current and
the consumed current, and hence power neutrality is met.

One disadvantage of power neutral computing is that it has to passively scale its power
consumption as well as its performance, causing large variations in performance. How-
ever, this might not be good in terms of the overall forward progress. In the next chap-
ter, a preliminary analyse is explained about how the forward progress is improved
when the capacitor size is increased, while not violating the merits of PN computing.

2.6   Summary

This chapter introduces a background of energy harvesting techniques, summarises
the evolution of energy storage used in energy harvesting computing, and reviews the
existing methodologies of battery-less energy harvesting computing.

EN computing emphasizes the continuous activity of devices over a long-term dura-
tion (e.g. several days, one year) by buffering harvested energy in large energy storage
and adapting energy consumption "reluctantly". However, large energy buffers, usu-
ally in the form of batteries or large supercapacitors, are demanded for EN operations,
whereas such large energy storage limits device lifespans, increases the cost, mass, di-
mensions of devices, and bring pollution and maintenance issues. This contradicts the
design requirements of ubiquitous sensor deployments.

To circumvent the limitations in EN computing, intermittent computing is recently developed. Intermittent computing continues computation after the supply fails rather than restarts from the beginning of programs. Hence, intermittent computing devices can achieve forward execution despite frequent power failures with only minimum storage (e.g. a decoupling capacitor) to secure successful saving and restoring operations of computing states between volatile and non-volatile components. Based on intermittent computing, PN computing introduces run-time performance adaptation to match power consumption with harvested power, such that the number of saving and restoring operations can be reduced and application execution speed is increased.

However, with minimised storage, an intermittent computing device has to frequently wake up, execute shortly, and halt when the harvested power is less than the load power consumption, consuming much energy in managing system states. As for PN computing, volatile power from environment results in significant performance variations, which then cause performance loss. The remaining part of this thesis reports a study on how to mitigate these two problems and improve system execution speed by adding a small amount of energy storage without significantly affect device dimensions.

Chapter 3

Effect of Energy Storage Sizing on Intermittent Computing System Performance

As reviewed in Section 2, static IPS approaches save state at points determined at design or compile time, either by inserting checkpoints [88, 89] or decomposing a program into atomic tasks[1] [90, 91]. After a power interruption, progress rolls back and resumes from the last saved checkpoint or task boundary. This can introduce issues such as violation of data memory consistency, along with wasting energy on lost and re-executed progress.

Conversely, reactive IPS approaches monitor the supply voltage and only save state when it falls below a threshold [27, 92, 93], which is set high enough to reliably save state even with a total and immediate drop-off in harvested energy. They then enter a low-power mode, in many cases preserving their volatile memory and avoiding re-execution. These typically make more forward progress than static approaches, e.g. a $2.5\times$ mean computational speedup [94].

As discussed in Chapter 1, *forward progress* denotes the effective application progress, excluding re-executed progress, lost progress, and state-saving and -restoring operations [26]. The amount of forward progress directly determines application performance, e.g. program iteration rate or task completion time. In this chapter, to allow fair comparison, we define normalised forward progress as *the ratio of the effective execution time to the total elapsed time*, without being restricted to a specific workload.

---

[1]Atomic operations in ICSs denote operations that should be completed in one continuous period. If an atomic operation is interrupted by a power failure, it should be re-executed rather than resumed. Examples of atomic operations include saving and restoring volatile state, transmitting and receiving packets, and sampling sequences of data from sensors.

FIGURE 3.1: The relationship between energy storage capacitance and ICS forward
progress, for various supply currents.

With the goal of minimising device dimensions and interruption periods, most ICS approaches adopt a minimum amount of energy storage [27–31]. This is typically just sufficient for the most energy-expensive atomic operation. However, our assertion is that this can be *inherently inefficient in terms of time and energy*. We show that a system with minimum energy storage frequently goes through a cycle of: wake up, restore state, execute program, save state, and halt. We propose that provisioning *slightly more* energy storage can prolong the operating cycles, reduce the frequency of interruptions, and hence improve forward progress. We show with modelled and experimental results that (Figure 3.1) using efficiently-sized energy storage capacitance (43 µF) achieves up to a 55% improvement in forward progress compared against using the theoretical minimum amount of capacitance (6.2 µF). This improvement is more significant with a weaker supply.

However, the relationship between ICS energy storage capacitance and forward progress has not previously been defined. The main contributions are:

- A reactive ICS model which accurately estimates forward progress; experimental validation shows a 0.5% mean error (Section 3.1).

- An exploration based on the model, where we analyse the energy storage sizing effect on forward progress, showing up to 65% forward progress improvement (Section 3.2).

The associated simulation tool, coded in C, is available open-source at https://git.soton.ac.uk/energy-driven/energy-storage-sizing.

TABLE 3.1: Model parameters of reactive ICS

Input Parameters	
I_{harv}	Energy harvester current supply
C	Energy storage capacitance
Configuration Parameters	
I_{exe}	Execution current draw
I_{lpm}	Low-power mode current draw
I_r	Restore current draw
I_s	Save current draw
I_{leak}	Leakage current draw
V_r	Restore voltage threshold
V_s	Save voltage threshold
T_r	Restore time overhead
T_s	Save time overhead
Output Parameter	
α_{exe}	Normalised forward progress

3.1 Reactive ICS Modelling

To facilitate the understanding and exploration of reactive ICSs, we present a model which outputs the normalised forward progress α_{exe} when powered from a constant current supply I_{harv}. Parameters of this model are listed in Table 3.1. The model assumes that all configuration parameters remain constant.

For brevity, I_{in} denotes the usable input current as expressed in (3.1). The effect of capacitor leakage current, I_{leak}, is discussed at the end of Section 3.1.2.

$$I_{in} = I_{harv} - I_{leak} \tag{3.1}$$

3.1.1 Operating Modes of Reactive ICS

The behaviour of reactive ICSs can be classified into three operating modes depending on the supply current, as shown in Figure 3.2. These are differentiated by the relationship between input current I_{in} and the system's current draw in its low-power mode (LPM) or active modes, i.e. I_{lpm} and I_{exe}. We define the three modes as:

- *Off* mode: When $I_{in} < I_{lpm}$, the system stays inactive. The supply voltage V_{cc} cannot rise above the restore threshold V_r to wake the system and start execution. The LPM current I_{lpm} includes the consumption of voltage monitoring circuits and system idle current.

FIGURE 3.2: Operating modes of reactive ICSs, and achieved forward progress against supply current.

- *On* mode: When $I_{in} > I_{exe}$, the system executes constantly as the supply voltage V_{cc} never drops below V_s. V_{cc} grows until I_{in} and I_{exe} are in equilibrium, which may result from I_{in} decreasing due to poor impedance matching, or I_{exe} increasing due to either greater current draw at higher voltage or dissipation through overvoltage protection circuits.

- *Intermittent* mode: When $I_{lpm} < I_{in} < I_{exe}$, the system executes intermittently after $V_{cc} > V_r$ and before $V_{cc} < V_s$. V_{cc} can rise above V_r and the system starts execution. However, the stored energy is then consumed by the load as $I_{in} < I_{exe}$, causing V_{cc} to eventually drop below the save threshold V_s, where the system saves its state and enters LPM. The system stays in LPM until V_{cc} rises to V_r again and then resumes execution. In general, a higher I_{in} leads to more forward progress in this mode, but the exact relationship between I_{in} and forward progress requires further analysis.

3.1.2 Formulating Forward Progress

Next, we derive formulations to calculate α_{exe} from I_{in} and energy storage capacitance C. We then explore the effect of capacitor leakage on maximum forward progress.

In the *On* and *Off* modes, the normalised forward progress is trivial to find (simply 1 and 0 respectively). In the *Intermittent* mode, as shown in Figure 3.3, the system goes through four intervals in turn, i.e. charging, restoring, executing, and saving, with current consumption of I_{lpm}, I_r, I_{exe}, and I_s in each interval respectively. The normalised forward progress, i.e. effective execution time ratio, is indicated as T_{exe}/T_{cycle}, where T_{exe} is the time spent on effective execution in one operating cycle and T_{cycle} is

FIGURE 3.3: Operating cycles in the *Intermittent* mode.

the period of operating cycles. Hence, the forward progress given all supply levels is expressed as:

$$
\alpha_{exe} = \begin{cases} 0 & , \quad Off\,(I_{in} < I_{lpm}) \\ \dfrac{T_{exe}}{T_{cycle}} & , \quad Intermittent\,(I_{lpm} < I_{in} < I_{exe}) \\ 1 & , \quad On\,(I_{in} > I_{exe}) \end{cases} \tag{3.2}
$$

In the following analysis, we focus on deriving T_{exe}/T_{cycle} in the *Intermittent* mode. Let V_{pr} (post-restore) and V_{ps} (post-save) denote the voltage after restoring and saving operations. V_{pr} and V_{ps} can be calculated as:

$$
V_{pr} = V_r + \frac{T_r(I_{in} - I_r)}{C} \tag{3.3}
$$

$$
V_{ps} = V_s + \frac{T_s(I_{in} - I_s)}{C} \tag{3.4}
$$

With (3.3), the time spent on effective execution T_{exe} in one operating cycle can be expressed as:

$$
T_{exe} = \frac{C(V_{pr} - V_s)}{I_{exe} - I_{in}} \tag{3.5}
$$

Analogously, with (3.4), the charging interval can be described as:

$$
T_{charge} = \frac{C(V_r - V_{ps})}{I_{in} - I_{lpm}} \tag{3.6}
$$

With (3.5) and (3.6), the period of an operating cycle is:

$$
T_{cycle} = \quad T_{charge} + T_r + T_{exe} + T_s \tag{3.7}
$$

Finally, combining (3.3)–(3.7), we obtain normalised forward progress α_{exe} in the *Intermittent* mode as:

$$\alpha_{exe} = \frac{T_{exe}}{T_{cycle}}$$

$$= \frac{\frac{C(V_r - V_s) + T_r(I_{in} - I_r)}{I_{exe} - I_{in}}}{\frac{C(V_r - V_s) + T_s(I_s - I_{lpm})}{I_{in} - I_{lpm}} + \frac{C(V_r - V_s) + T_r(I_{exe} - I_r)}{I_{exe} - I_{in}}} \tag{3.8}$$

In the numerator T_{exe}, $C(V_r - V_s)$ represents the amount of charge in the capacitor available for restoring and executing. $T_r(I_{in} - I_r)$ represents the charge used by a restore operation. $I_{exe} - I_{in}$ is the rate of charge consumption from the energy storage during execution.

To explore the effect of energy storage on forward progress, we need to analyse $d\alpha_{exe}/dC$. Here, if we assume that I_{leak} remains constant, α_{exe} keeps increasing and approaches $(I_{in} - I_{lpm})/(I_{exe} - I_{lpm})$ when energy storage capacitance C increases. Defining $(I_{in} - I_{lpm})/(I_{exe} - I_{lpm})$ as α_{exe_ideal}, $\alpha_{exe} = \alpha_{exe\_ideal}$ is an ideal case, where restore and save overheads are absent.

In an electrolytic capacitor, however, I_{leak} typically increases with C with the following relationship [95]:

$$I_{leak} = kCV_{cc} \tag{3.9}$$

where k is a constant normally in a range 0.01 to 0.03 ($\frac{A}{F \cdot V}$). Combining (3.9) with (3.1), dI_{in}/dC is $-kV_{cc}$, meaning I_{in} decreases linearly as C increases. Thus, when C increases, α_{exe} keeps approaching α_{exe_ideal} while α_{exe_ideal} decreases. Hence, we believe that there is a capacitance value that leads to the maximum α_{exe} considering I_{leak} increases with C.

3.2 Exploration of Energy Storage Sizing

In this section, we configure the reactive ICS model presented in Section 3.1 to approximate a real ICS platform, and then present an exploration of the relationship between α_{exe} and C with respect to I_{harv} and volatile state size.

3.2.1   Model Configuration

3.2.1.1   Energy Storage

The energy storage is represented as an ideal capacitor with leakage current. Its terminal voltage is directly applied to the load, so is modelled as:

$$C\frac{dV_{cc}}{dt} = I_{harv} - I_{load} - I_{leak} \tag{3.10}$$

where I_{load} is the current consumption of the load. In this exploration, we refer to the empirical I_{leak} of AVX TAJ low-profile series tantalum capacitors, which depends on capacitance C, rated voltage V_{rated}, and terminal voltage V_{cc} [95]:

$$I_{leak} = 0.01\lambda C V_{rated} \quad (A) \tag{3.11}$$

where λ denotes the ratio of the actual current leakage at V_{cc} to the current leakage at V_{rated}, and λ is approximated as:

$$\lambda = 0.05 \times 20^{\frac{V_{cc}}{V_{rated}}} \tag{3.12}$$

We assume a typical load of $< 4.0\,\mathrm{V}$ so, to minimise leakage, we select a device with $V_{rated} = 10\,\mathrm{V}$ so as to operate between 25-40% of its rated voltage [95].

3.2.1.2   Intermittent Computing Load

The load parameters of current draws and time overheads, as listed in Table 3.2, were profiled with the experimental settings explained in Section 3.3.1. The current draw was profiled with experimental measurements at a range of supply voltages. The variation of I_{lpm} between V_{off} (1.8 V) and V_r (2.4 V) is 2%, and for I_{exe} between V_s (2.1 V) and 3.3 V is 1.5%. I_{exe} also has a run-time variation of 2.8% due to a variable memory access rate. We omit these minor variations and use the mean of I_{exe} and I_{lpm} in the model. I_r and I_s are measured at V_r and V_s respectively. Given the voltage thresholds and the current consumption, the minimum energy storage capacitance is 6.2 μF. This guarantees that a save and restore operation can complete even if the incoming supply current drops instantaneously to zero. The model parameters in Table 3.2 are given as an example, and can be changed for different load characteristics. For example, T_r and T_s can be tuned for different volatile state sizes.

TABLE 3.2: Profiled MCU parameters

Parameter	Value
I_{exe}	887 μA
I_{lpm}	26 μA
I_r	971 μA
I_s	811 μA
T_r	1.903 ms
T_s	1.880 ms

3.2.2 Sizing Energy Storage to Improve Forward Progress

3.2.2.1 Impact of Supply Current

Increasing energy storage capacitance above the minimum can improve forward progress by reducing the frequency of power interruptions, but this improvement may be offset by increased leakage. Figure 3.4 shows the relationship between forward progress and energy storage capacitance for a range of constant supply currents. Optimal capacitance values are shown for each current value.

The minimum capacitance (dashed line in Figure 3.4) is calculated to deliver correct operation even if the supply current instantaneously drops to zero. If it does not drop to zero, this means that correct operation could have continued even with a smaller capacitance, though designing a system in this way would be inadvisable owing to unpredictability of the supply. This property is illustrated in Figure 3.4, in the area on the left of the dashed line. It may be observed that, for each of the current values, there is a sudden drop-off towards zero forward progress. This illustrates the hazard of setting the capacitance too small: the stored energy is too low to allow a restore and save to be undertaken.

Typically, commercially-available capacitors have a ±20% tolerance. The effect of this variation on maximum forward progress is shown to be negligible ($< 0.23\%$) in Figure 3.4. However, it must be pointed out that the effect would be much more pronounced if operating at the minimum capacitance as the variation of forward progress is larger with smaller capacitance values. Thus, it is recommended that a tolerance is considered when designing ICSs with minimum capacitance.

Figure 3.5 shows that an improvement in forward progress of up to 65% can be achieved when using the optimal capacitance instead of the minimum. However, it may not be desirable to set the capacitance solely for maximising forward progress, because there are often trade-offs with other factors including increased interruption periods and dimensions. While a large improvement can be delivered with the optimal capacitance, as shown in Figure 3.5, 95% of this gain can still be obtained with significantly smaller

FIGURE 3.4: Forward progress against energy storage capacitance at different levels of constant supply current. Error bars around optimal points denote the impact of typical ±20% capacitance tolerance.

FIGURE 3.5: Maximum forward progress improvement by sizing energy storage given a spectrum of supply current (normalised by the minimum capacitance case), with the corresponding maximum and sub-maximum (95% of maximum) capacitance.

capacitances (mean 31% of the optimal value). For example, reducing from 325 µF to 90 µF gives 95% of the maximum improvement with a 0.5 mA supply.

TABLE 3.3: Linear scaling range of volatile state size and restore/save time overheads

State Size (Registers + SRAM)	Restore Time	Save Time
64B + 160B (lower bound)	232 µs	208 µs
64B + 2048B (upper bound)	2.298 ms	2.274 ms

FIGURE 3.6: Impact of RAM usage (linear to restore/save overheads) on sizing energy storage with 0.4 mA current supply. Improvement and reduction are normalised by the minimum capacitance case.

3.2.2.2   Impact of Volatile State Size

The size of volatile state differs across applications with different amounts of RAM usage, and hence incurs varying time and energy overheads for restore and save operations. We measured time overheads of restore and save operations in the minimum case (64B register data and a 160B stack) and the maximum case (64B register data and a full 2048B RAM) respectively as shown in Table 3.3. As these time overheads are expected to be linear to the state size [96], the model can be tuned for various volatile state sizes by linearly scaling the profiled values.

An example of this is plotted in Figure 3.6. The forward progress improvement by sizing energy storage increases with the volatile state size, and the optimal capacitance grows accordingly. The improvement becomes insignificant when the volatile state size is small because the restore and save overheads are already negligible. For example, when the workload uses the least volatile state (the leftmost point), the maximum progress improvement is only 3.6% although the restore and save overheads are reduced by 93%.

FIGURE 3.7: Model validation with experimental and modelled forward progress.

3.3 Experimental Validation

3.3.1 Model Validation

We implemented and parameterized a reactive ICS [32] on a TI MSP430FR6989 micro-controller to validate our model. The on-board decoupling capacitance was measured as 10.0 μF, and hence was the minimum capacitance that could be tested. Further capacitance was added to provide extra energy storage. The parameters are profiled with the MCU running a Dijkstra path finding algorithm with 1696 B RAM usage at 8 MHz. The supply voltage monitoring circuits use the MCU's internal comparator and an external 3 MΩ voltage divider. The restore and save voltage thresholds are set as V_r = 2.4 V and V_s = 2.1 V respectively. The MCU shutdown voltage V_{off} is 1.8 V.

To validate the accuracy of our model, we powered the device with a range of supply currents ([0.1, 0.2, ..., 0.8]mA) to operate the device in *Intermittent* mode, and repeated the tests with three energy storage capacities: a) 10.0 μF decoupling capacitance; b) 21.5 μF (11.5 μF added); c) 43.0 μF (33.0 μF added). We compared the actual forward progress against predictions generated from our model. As shown in Figure 3.7, the model-generated output matches closely with the experimental results with only 0.5% mean absolute percentage error.

The reactive ICS model presented in this section will be used to explore energy storage sizing effects in Section 3.2. In the next section, we extend this approach with a cost function for trading off forward progress against various design factors.

3.3.2   Validation of Sizing Effects

As previously shown in Fig.3.1, the efficiently-sized energy storage capacitance (43 µF) improves forward progress by up to 55% and 30% compared to the minimum and de-coupling capacitance respectively. We notice that this improvement becomes significant when the supply current attenuates because the save and restore overheads consume a larger proportion of the available energy. Also, this achieves at least 90% of the ideal forward progress mentioned in Section 3.1.2. These results illustrate the importance of this technique, in particular for conditions where the supply current is low.

3.4   Summary

While conventional ICSs have used minimal levels of capacitance, this paper has shown that increasing the amount of energy storage can improve forward progress by up to 65% with a constant current supply and 43% with real-world PV sources. The work includes a simulation tool which is available to download, enabling researchers to experiment with energy storage sizes to optimize ICS designs. A cost function can be incorporated, allowing various properties of the system to be traded-off. Our conclusion is that energy storage should be carefully designed, rather than minimized or indiscriminately picked, to efficiently operate ICSs. Future work will include a further investigation into cost functions for meeting multiple design objectives, and extensions to the simulation tool, e.g. models of additional energy storage devices and peripheral workloads.

Chapter 4

Energy Storage Sizing Approach for Deploying Intermittent Computing Systems

Having presented the effect of energy storage sizing, this chapter focusses on the energy storage sizing effect of the whole system under real-world energy conditions, and trading off multiple design factors. Current tools for ICSs (Section 4.1) are not practical for fast estimation of forward progress in a long-term deployment, and lack a method of sizing energy storage to improve forward progress while moderating the physical size and interruption periods. This chapter presents an approach for sizing energy storage in ICSs, quantifying and trading off forward progress, capacitor volume, and interruption periods. The main contributions are:

- A model-based sizing approach that recommends appropriate energy storage capacitance in ICSs (Section 4.2).

- An evaluation of the impact of sizing in real-world conditions using real energy availability data (Section 4.3). This includes a cost function-based method for trading off parameters. In an example, this reduced capacitor volume and interruption periods by 83% and 91% respectively, while sacrificing 7% of forward progress.

4.1 Related Work

To explore forward progress of ICSs, simulation tools need to represent transient operation (timescales of µs-ms) as well as long-term overall performance (from days up to years).

Su *et al.* [97] modelled a dual-channel solar-powered nonvolatile sensor node, and Jackson *et al.* [98] provided a model to explore battery usage in ICSs. Both were configured for long-term simulations and large energy storage (from mF-scale supercapacitors to batteries), thus cannot respond to frequent power interruptions and accurately estimate forward progress when using minimized energy storage (e.g. 4.7 µF [30]).

In contrast, a set of fine-grained models have been proposed to accurately simulate the frequent micro-operations in ICSs. NVPsim [99] is a gem5-based simulator for nonvolatile processors. Fused [100] is a closed-loop simulator which allows interaction between power consumption, power supply, and forward progress. EH model [101] can compare a range of ICS approaches in a single active period with the same energy budget, quantifying forward progress by the energy spent on effective execution. These fine-grained models are inefficient for processing long-term energy data, especially when iterative tests are needed for various system configurations.

Besides models and simulators, hardware emulators of energy harvesters [102, 103] can provide repeatable power profiles recorded from energy harvesters for experimental comparisons. Though they provide practical results, hardware emulations are limited by hardware options and are generally impractical for performing long-term trials.

To address the above problem, we provide a reactive ICS model to estimate forward progress, as well as a simulation tool that enables fast exploration with long-term real-world environmental conditions. Further, we provide a sizing approach which recommends appropriate energy storage capacitance for deploying ICSs.

4.2   Energy Storage Sizing Approach

As mentioned, previous designs of intermittent computing typically adopt a minimised energy storage so as to minimise device dimensions and interruption periods. However, such a minimised energy storage leads to frequent save and restore operations, and reduces forward progress. An appropriate capacitor size instead may balance the three factors.

We propose a sizing approach which recommends appropriate energy storage capacitance for an ICS, trading off forward progress against capacitor volume and interruption periods. We present a system model which accepts real long-term data on environmental energy conditions. The three inputs can be swept for design exploration, but we focus on energy storage in this paper. The model outputs forward progress, capacitor volume, and interruption periods (defined in Section 4.3.2). These are subsequently traded off in a cost function to obtain the appropriate energy storage capacitance. This process is summarised in Figure 4.1 with details explained as follows.

FIGURE 4.1: Structure of the proposed system model and sizing approach.

4.2.1   Input

A time trace of representative environmental energy conditions in the intended deployment location is provided as an input, along with the energy harvester size. For design exploration, assuming the energy source is equally distributed in the deployed space, these can optionally be changed to explore variations and scales of harvested power. A pre-defined set of energy storage capacitance values are swept through.

4.2.2   System Model

This contains three modules:

- *Energy Harvester and Conversion Circuits*: The energy harvester module transduces environmental energy into electricity. In ICSs, conversion circuits may simply be a diode to inhibit backflow of current. The energy harvester and conversion circuits can be modelled together as a module because they are usually coupled or integrated.

- *Energy Storage*: Energy storage in ICSs is usually in the form of a µF- to mF-scale capacitor. It must be sufficient to complete the most energy-expensive atomic operation, and may be formed only of the decoupling capacitor(s).

- *Intermittent Load*: Includes all the power consumers in an ICS, such as a microcontroller, sensors, and a radio.

FIGURE 4.2: System model of a PV-based ICS.

The outputs from the system model are the interruption periods, capacitor volume, and forward progress.

4.2.3 Trade-off

The appropriate capacitance is then found through a cost function. This may trade off forward progress against capacitor volume and interruption periods.

4.3 Sizing under Real-World Energy Conditions

In this section, we model an ICS with a photovoltaic (PV) energy harvester to explore the energy storage sizing effect in real-world energy conditions, and demonstrate use of the proposed sizing approach.

4.3.1 Simulation Configuration

We integrate the validated reactive ICS model into a system model with a PV energy-harvesting supply as shown in Figure 4.2. The energy storage model and the intermittent load model are as presented in Section 3.2.

We use a converter-less supply circuit where only a Schottky diode is connected to the energy harvester output in order to prevent current backflow. The energy source conditions are imported from NREL outdoor solar irradiance data [104] and EnHANTs indoor irradiance data [105]. Four sets of light conditions are used to encompass different energy environments. To convert irradiance into harvested power, we adopt a PV cell model [106] which uses the parameters available in common datasheets, so it can easily be reconfigured to suit various devices. The output current I_0 of the PV cell

TABLE 4.1: PV cell properties under a 1000 W/cm^2, AM-1.5 light source

Parameter	Value
Open-Circuit Voltage	0.89 V/cell
Short-Circuit Current	14.8 mA/cm^2
Maximum Power Voltage	0.65 V/cell
Maximum Power Current	12.1 mA/cm^2

model can then be described as:

$$I_o = \frac{G}{G_{ref}} I_{sc}\left(1 - \left(1 - \frac{I_{mpp}}{I_{sc}}\right)^{\frac{V_o - V_{oc}}{V_{mpp} - V_{oc}}}\right) \tag{4.1}$$

where V_o is the output voltage of the PV cell, G is the ambient irradiance, G_{ref} is the reference irradiance (normally $1000W/m^2$), and I_{sc}, V_{oc}, I_{mpp}, V_{mpp} are respectively short-circuit current, open-circuit voltage, and the current and voltage at maximum power point (MPP) given the reference irradiance. V_o and G are dynamic at run time, while other parameters in this model are constant. We refer to Panasonic Amorton glass type solar cells [107] for PV cell properties as shown in Table 4.1. We set four cells in series (with V_{oc} = 3.56V) to match the operating voltage of the MCU (maximum 3.6V), and model energy harvester sizing by scaling the cell area.

Our simulation tool can perform two simulation processes: (a) sort and process the time distribution of environmental conditions, and (b) simulate system state chronologically with a fine-grained time step. Process (a) reduces simulation time significantly, e.g. from hours to seconds, but ignores the restore operation after a brownout reset, hence overestimating forward progress, and it overestimates more with smaller capacitance and lower supply current. In the following results, Figure 4.3 come from Process (a) for fast exploration, and Figure 4.5 and Figure 4.7 come from Process (b) for accurate records.

4.3.2 Exploration with Real-World Energy Source Conditions

In real-world deployments, ambient energy source conditions are dependent on time and location. The energy harvester and storage need to be sized to achieve the desired forward progress across the range of expected conditions.

4.3.2.1 Sizing the Energy Harvester

For the purposes of this exploration, three levels of baseline mean forward progress (α_{exe}) are set as 0.1, 0.2, and 0.3. We use the system model to find the PV panel area that achieves the expected forward progress under the different energy source conditions

with minimum energy storage. We scale the PV panel area to find that which achieves each baseline α_{exe}. As shown in Figure 4.3, the energy harvester sizes that achieve the desired α_{exe} may span orders of magnitude given different energy source conditions from mm^2 for outdoor sources ((c) and (d)) to cm^2 for indoor sources ((a) and (b)).

4.3.2.2 Sizing the Energy Storage

Having obtained the energy harvester sizes for the baseline forward progress, we then use the modelling approach to size energy storage. We analyse the sizing effect of energy storage on forward progress given real-world energy conditions. Figure 4.3 shows a 7.8-43.3% improvement in forward progress by sizing energy storage under the given real-world energy conditions and baseline energy harvester sizes. It can also be inferred that optimising energy storage can either improve forward progress for a given energy harvester size, or reduce the energy harvester size that achieves the target forward progress. Given higher-power energy sources (e.g. Denver 2018 and Hawaii 2018 outdoor solar), increasing the harvester size efficiently improves forward progress with minor dimensional overheads, e.g. tens of mm^2; however, given lower-power sources (e.g. EnHANTs Setup A and Setup D indoor light), optimising energy storage capacitance can save tens of cm^2 of PV panel area to achieve the same forward progress.

The mean forward progress given target $\alpha_{exe} = 0.1$ is plotted in Figure 4.4, with the 60th and 90th time percentiles of forward progress. In all the above datasets, the energy source is absent and the system is off for around 55 % of time, so we plot the percentiles from the 60th. The mean progress during the energy-available periods is averaged over the energy-absent periods, so the actual mean forward progress during the energy-available periods is nearly double the annual mean.

4.3.2.3 Interruption Period

Besides forward progress, we also explore how the capacitance can change the interruption periods. When interrupted by insufficient power supply, an ICS enters an interruption period where it saves its volatile state, waits for supply voltage to recover, and restores the state to resume execution, without making any forward progress. Applications that require frequent sensing may be negatively affected by long interruption periods. We measure an interruption period as *the period between two successive execution periods*, e.g. a consecutive 'SLR' period in Figure 3.3 forms an interruption period. We record all the interruption periods during a one-year simulation with 10–50 µF capacitors, the Denver 2018 dataset, and an 80 mm^2 PV panel. Figure 4.5 presents the distribution of all the interruption periods. With increased energy storage, the interruption period is prolonged. For example, the 90th percentile of interruption periods

FIGURE 4.3: Improvement of average forward progress by sizing energy storage given different PV panel areas under real-world energy source conditions. The model is able to find the PV panel area required for achieving the target mean forward progress.

increases from 32.2 ms at 10 μF to 123.4 ms at 50 μF at an approximate rate of 23 ms per 10 μF. Facilitated by the simulator, developers are enabled to estimate whether the distribution of interruption periods meet their application requirement.

4.3.3 Trading Forward Progress, Dimensions, and Interruption Period

Although increasing energy storage capacitance improves forward progress, larger capacitance increases both dimensions and interruption periods. We evaluate the overheads of increased capacitor dimensions and interruption periods, and then trade them off against forward progress using a cost function to suggest an optimal capacitance value.

(A) EnHANTs Setup A

(B) EnHANTs Setup D

(C) NREL Denver 2018

(D) NREL Hawaii 2018

FIGURE 4.4: Time percentiles of forward progress by sizing energy storage with target $\alpha_{exe} = 0.1$ and the corresponding PV panel area listed in Figure 4.3. The percentiles start from the 60th as the system is off for around 55 % of time due to insufficient energy source.

FIGURE 4.5: Distribution of interruption periods.

FIGURE 4.6: Tantalum capacitor volume against capacitance for the six series of capacitors analysed.

4.3.3.1 Metric of Dimensions

The overhead of capacitor dimensions is evaluated by characteristics of off-the-shelf tantalum capacitors. We narrow down the range of sample capacitors within a set of characteristics: low-profile, 10V rated voltage, and surface-mount package, and select six series of capacitors[1]. The volume and capacitance of these devices are plotted in Figure 4.6. We use the regression of these data to approximate a capacitance-volume relationship.

4.3.3.2 Metric of Interruption Periods

Applications may have various requirements on interruption periods. To demonstrate the usage of our sizing approach, we consider a designer requests the 90th percentile of all interruption periods as an example metric of interruption periods, denoted as T_{int}. This metric indicates 90% of interruption periods are shorter than T_{int}. This metric can be adapted for particular application requirements.

4.3.3.3 Cost Function

From the previous observations (Figure 3.5) we can see that achieving the optimal progress improvement costs much more capacitance (mean 3.2×) than to achieve 95% improvement. A trade-off is necessary to improve forward progress while restricting

---

[1]The series of capacitor considered were: AVX TAJ, AVX TACmicrochip, AVX F92, Vishay 572D, Vishay 591D, and Vishay 592D.

the overheads of increased capacitor volume and interruption periods. We use the cost function in (4.2) to trade off forward progress, capacitor volume, and interruption periods:

$$f = \frac{\alpha_{exe}}{k_1} - \left(\frac{v_{cap}}{k_2}\right)^2 - \left(\frac{T_{int}}{k_3}\right)^2 \tag{4.2}$$

where v_{cap} denotes capacitor volume and T_{int} denotes interruption periods. α_{exe}, v_{cap}, T_{int} can be described as functions of C. k_1, k_2, and k_3 are independent factors used for normalising each metric, and they are empirically determined according to applications. In this example, the undesirable parameters are expressed as quadratics to give an increasing cost to higher values. While only three parameters are considered here, others (such as the energy harvester size) could be included for a system-wise sizing scenario. As an example, we configure the function by setting $k_1 = 0.2$, $k_2 = 200\,\text{mm}^3$, and $k_3 = 500\,\text{ms}$.

4.3.3.4   Results

The effect of the trade-off is plotted in Figure 4.7 using the Denver 2018 energy source dataset. Compared to the capacitor size that solely maximises forward progress, on average, an appropriately-sized capacitor achieves 93% of the maximum forward progress, while saving 83% of capacitor volume and 91% of interruption periods. Compared to the minimum storage case, the appropriately-sized capacitor improves forward progress by 12-124% with energy storage increased from 6.2 μF to 30 μF.

As shown in Figure 4.6, the closest available capacitance that satisfies the 6.2 μF minimum capacitance is 6.8 μF, whereas the closest available capacitance to the appropriate 30 μF is 33 μF. The minimum volumes of 6.8 μF and 33 μF capacitors are both 2.75 mm³, which means using the appropriate capacitance, instead of the minimum one, may not incur dimensional overhead. The regressed volume of the above two capacitance values are 8.1 mm³ and 23.8 mm³ respectively. However, the selection of capacitors can be dependent on factors other than physical volume, such as reliability, operation temperature, and more specific application needs. These factors can also be added into the cost function if necessary.

4.4   Summary

While conventional ICSs have used minimal levels of capacitance, this paper has shown that increasing the amount of energy storage can improve forward progress by up to 65% with a constant current supply and 43% with real-world PV sources. The work includes a simulation tool which is available to download, enabling researchers to experiment with energy storage sizes to optimize ICS designs. A cost function can be

FIGURE 4.7: The sizing approach trades off forward progress, capacitor volume, and interruption periods. The results are plotted against a range of PV panel area, given Denver 2018 energy source dataset.

incorporated, allowing various properties of the system to be traded-off. Our conclusion is that energy storage should be carefully designed, rather than minimized or indiscriminately picked, to efficiently operate ICSs. Future work will include a further investigation into cost functions for meeting multiple design objectives, and extensions to the simulation tool, e.g. models of additional energy storage devices and peripheral workloads.

Chapter 5

Runtime Energy Profiling and Adaptation for Intermittently-Powered Systems

Apart from computing, embedded sensor systems need to utilise peripherals, such as sensors, computational accelerators, and radios, which typically require *atomicity* [108]. In the context of IPSs, an atomic operation should not be checkpointed during execution; if interrupted by power failures, it should restart rather than checkpoint and resume. A peripheral operation is considered atomic because it is usually problematic to checkpoint and restore the operation later, even if the intermediate peripheral state is also checkpointed. For example, checkpointing during a sensor reading and resuming it later can cause incorrect results or an infinite wait as the initialisation is lost, and violate timeliness as the sensor does not render the latest and consecutive results [22]. Prior works on intermittent peripheral operations either customise a design-time calibrated energy budget for each peripheral operation individually [33], or allocate a universal and large energy budget that ensure the most energy-hungry operation can finish in one active cycle [22].

However, in this paper we argue that manually profiling each peripheral operation and customising energy thresholds is impractical due to variability in IPSs, where we have considered the variability in the data amount to process, peripheral configurations, devices, and energy buffering capacitance (detailed in Section 5.2.1). A fixed threshold can be violated if any of the above cases happen, and lead to non-termination[1]. In practical deployment, considering the complexity and labour effort, it is unrealistic to profile every atomic operation for every device under every runtime scenario at design time and customise the energy budgets accordingly.

---

[1]Non-termination happens when the pre-defined energy budget is less than how much the operation consumes and the supply is not strong enough to fill the energy gap. It is one of the main causes for failures in intermittent systems.

On the other hand, using only one high voltage threshold, though probably avoids non-termination, can affect system energy efficiency. IPSs typically minimise operating voltage in order to lower quiescent power consumption from power conversion loss and system leakage [33]. Also, a high operating voltage can decrease the output current of energy harvesters, making it harder to charge up the buffering capacitor [109]. Hence, setting a high wake-up voltage threshold results in a longer charging time than a linear scale of the voltage threshold, which therefore slows down the system execution or even leave the system in an infinite wait under poor energy conditions.

To address the above issue, we propose OPTIC[2], a methodology that profiles energy consumption of operations at runtime and dynamically adapts energy thresholds based on newly profiled consumption and user-defined parameters. A naive approach of runtime energy profiling can be disconnecting the power supply during profiling and taking two readings of supply voltage before and after an operation [110], but this can waste the harvested energy during the operation. In contrast, OPTIC profiles the maximum drop of supply voltage that an operation can cause while the energy harvesting supply is connected. The profiling strategy is to measure the input current in the charging cycle so as to calculate the maximum drop of supply voltage in the discharging cycle. The runtime profiled energy budget can thus, compared to a design-time profiled one, closely match with the latest energy consumption. Based on the profiling results, OPTIC dynamically adapts the threshold for each atomic operation, with an option of scaling thresholds by user-defined parameters, e.g. a variable data size. Therefore, OPTIC enables IPSs to allocate a barely sufficient energy budget despite runtime energy variations, and hence mitigates non-termination while achieves high energy efficiency, eventually improving the workload throughput.

The main contributions of this chapter can be summarised as follows:

1. An exploration of the runtime variations of energy consumption in IPSs that compromise existing approaches in comparison with an adaptive thresholding scheme (Section 5.2).

2. A method of runtime energy profiling of tasks for IPSs without disconnecting supply (Section 5.3), showing a high accuracy within $5\,\text{mV}$ (Section 5.6).

3. An adaptive thresholding scheme that, utilising the runtime energy profiling method, dynamically allocates barely sufficient energy budgets for tasks, with an optional scaling based on user-defined parameters (Section 5.4). The proposed scheme enables a system to survive with 67.5% less energy buffering capacitance than the initially allocated amount and presents up to a 98% speedup with variable data sizes, compared to SoA approaches (Section 5.6).

---

[2]OPTIC: Online Energy Profiling and Threshold Adaptation for Intermittent Computers.

4. Implementation of the proposed runtime energy profiling and threshold adaptation method (Section 5.5).

5.1 Related Work

Several existing designs have been able to handle atomic peripheral operations in IPSs, where energy profiling of workloads is an inherent part of their methodologies.

DEBS [33] experimentally profiles the energy consumption of each task at design time, and designates a threshold to each task individually. After completing an operation, DEBS enters a low-power mode (LPM) and waits for energy to be replenished to the next threshold.

Samoyed [22] utilises a custom design-time *energy profiler* to identify an energy storage size that suffices to run an adequate number (hundreds, as suggested) of peripheral operations in one active cycle. At runtime, Samoyed starts execution when energy is refilled to a certain threshold, and keeps executing until energy is depleted. Samoyed differs from proacitve intermittent computing approaches, e.g. Alpaca [75], mainly on handling computational workloads where it reactively checkpoints when the buffered energy is below a threshold, and supports user-customised subdivision of peripheral operations when the operation cannot complete in one active cycle.

RESTOP [111] provides programmer-configurable rules that track the instructions issued to peripherals through serial interfaces in a history table. On power recovery, RESTOP re-issues instructions saved in the history table and then resumes the interrupted operation. At design time, RESTOP needs to profile the worst-case energy consumption for restoring peripheral state to identify the minimum (most-efficient) restore threshold.

As reviewed above, prior work profiles the energy consumption of atomic peripheral operations at design time to determine a voltage threshold or a capacitor size that avoids non-termination. However, this does not actually guarantee the completion of every atomic operation because energy consumption can change with any runtime conditions different to the profiling setup (demonstrated in Section 5.2.1). Hence, to tolerate dynamic variations, previous designs should usually leave an inefficiently large margin when allocating energy budgets. If this large margin is not given, they can cause either non-termination or high overheads of tracking and restoring state, where DEBS fails, Samoyed undo-logs the NVM data, and RESTOP re-issues peripheral instructions.

5.2   Design Exploration

In this section, we study the variability in IPSs that can violate a predefined fixed threshold. We then investigate how existing approaches fail or become inefficient under this variability, and explore the potential of an adaptive thresholding scheme.

5.2.1   Variability in Intermittent Systems

Design-time profiling of workloads' energy consumption in the prior work can be potentially violated by the variability of IPSs. To study and demonstrate the variability, we chose the built-in AES accelerator on the TI MSP430FR5994 microcontroller unit (MCU) as an example peripheral workload. The example AES function encrypts data in the cypher block chain mode, and can process up to 4KB data with a 128-, 192-, or 256-bit key length. In the following experiments, we measured ΔV_{task}, *the drop of supply voltage caused by an operation without any incoming energy meanwhile*, which directly determines the minimum voltage threshold that safely guarantees the completion of an atomic operation. We used Device 1 in Table 5.2, which has 11.5 μF energy buffering capacitance, for the tests for variable data sizes and peripheral configurations, whereas in the device variability test we tested 3 devices. We explored four factors that can possibly change ΔV_{task}, which are variable data amounts, variable peripheral configurations, devices variability, and capacitor degradation and tolerance. Besides the above four, energy consumption can also change with other factors, such as temperature, clock frequency, and silicon ageing, but we have found them either insignificant or hard to validate on our experimental platform.

5.2.1.1   Variable Data Sizes

A peripheral function can accept a runtime variable amount of data, such as a variable data size to encrypt or different lengths of packets for a radio to transmit. An example of this is plotted in Figure 5.1, where the size of the square dots represent a 5 mV precision error of the scope and the lines represent linear regression. We observed that ΔV_{task} has a linear relationship with the data size, with an offset energy consumption that accounts for the initialisation. In this case, the linearly scaled ΔV_{task} comes from linearly scaled run time.

5.2.1.2   Variability in Peripheral Configurations

A peripheral can run with variable configurations at runtime, and demonstrate variable performance and energy consumption. For example, as shown in Table 5.1, an AES

FIGURE 5.1: ΔV_{task} varying linearly with the data size in AES 128-bit encryption.

TABLE 5.1: ΔV_{task} Varying with Configurations in AES 4KB Encryption

Configuration	ΔV_{task}	Run Time
128-bit key	583 mV	6.479 ms
192-bit key	690 mV	7.638 ms
256-bit key	736 mV	8.606 ms

TABLE 5.2: ΔV_{task} Varying among Devices in AES 128-bit 4KB Encryption

Device No.	ΔV_{task}	Run Time
1	583 mV	6.479 ms
2	555 mV	6.444 ms
3	535 mV	6.462 ms

accelerator can encrypt data with 128-, 192-, or 256-bit keys. A longer key provides higher security, but also takes more time and energy to complete. The dynamic range of configuration variability in this case can be a 26% increase in ΔV_{task} and a 33% increase in run time.

5.2.1.3 Device Variability

Devices have their variation in power consumption, even with the same part number. A threshold profiled on one device can be inadequate on another. We did a test on three developments boards of the same MCU, where it runs 128-bit AES encryption on 4KB data. As listed in Table 5.2, the effect of device variability on ΔV_{task} is up to 9% among the three devices, though with almost the same run time (0.5% variation). It should be noticed that device variability can also present across platforms that can run the same or similar code.

5.2.1.4   Capacitor Ageing and Tolerance

As the component for buffering energy in IPSs, capacitors typically present a $\pm$10-20% tolerance on rated capacitance as reported in many commercial capacitors. Capacitors also age over time. It is shown that capacitance can decrease by 7.2% in 3000 hours (125 days) under a 25 °C ambient temperature in experiments [112], and by 50% within 10 years under 40 °C as manufacturers stated [113]. A degraded capacitor does not change the load consumption, but can increase ΔV_{task}, and hence makes the pre-defined voltage threshold unsafe or inefficient.

The above four examples present that the variability in IPSs can potentially make a predefined ΔV_{task} insufficient. It is unrealistic to profile the ΔV_{task} in each scenario at design time in practice considering the complexity of the variations, and still cannot encompass unexpected situations, necessitating a runtime energy profiling approach.

5.2.2   Performance Improvement with Adaptive Thresholds

Having presented the variability in IPSs, we explore in modelling and simulation the potential of adaptive thresholds on coping with such variability, as opposed to existing fixed-threshold approaches, which may fail or run inefficiently under such variability.

5.2.2.1   Power Analysis

As suggested in prior work, operating at a lower voltage can improve system energy efficiency due to a higher charging efficiency and a lower power consumption.

To validate this, we analysed the charging characteristic of a glass-type amorphous PV panel in an white LED lighting environment. We used the PV panel to charge a 103 µF capacitor from 0 V to 3.05 V where the capacitor cannot be charged up anymore. The voltage-time charging trace is then differentiated to gain an I-V curve that represents the PV panel (Figure 5.2). To model this curve, we did a linear regression for the data in 0–2.3 V, and adapted a published PV panel model [106] to represent the curve in 2.3–3.05 V. The model function of this I-V curve is then expressed as:

$$
I_{in} = \begin{cases} -16.25 V_{in} + 276.10 & , \quad 0\,V < V_{in} <= 2.3\,V \\ I_{sc}\left(1 - e^{ln\left(1 - \frac{I_{mpp}}{I_{sc}}\right)\frac{V_{in} - V_{oc}}{V_{mpp} - V_{oc}}}\right) & , \quad 2.3\,V < V_{in} <= 3.05\,V \end{cases} \quad (\mu A) \qquad (5.1)
$$

where we set I_{sc} = 276 µA, V_{oc} = 3.05 V, I_{mpp} = 237 µA, and V_{mpp} = 2.3 V.

In the MSP430FR5994 platform, we did not observe a significant change in current consumption with supply voltage (up to 2%). This is majorly due to an on-chip LDO that droops down the external supply voltage to a constant internal supply voltage,

FIGURE 5.2: An I-V curve of a glass-type amorphous PV panel (Sanyo AM-1417CA, 35 mm × 13.9 mm) under a white LED lighting condition.

and hence maintaining a relatively stable current draw as the external supply voltage changes. Hence, we omitted the voltage effect on current consumption in this simulation.

We used the energy and time overheads of AES encryption presented in Section 5.2.1 to simulate the workload characteristics. In simulation, the current draw remains constant during one operation, but changes with dynamic data sizes and configurations due to the variable charge consumption and run time.

5.2.2.2 Runtime Control Models

We modelled an ideal adaptive threshold scheme against two SoA fixed-threshold schemes. We focussed on modelling the control logic and threshold settings, and omitted the state management overhead as it can be dependent on the actual implementation.

In the ideal adaptive scheme, the system knows exactly how much energy is needed for the next operation and sets the lowest threshold that suffices the energy budget.

DEBS sets a minimum threshold for a fixed operation. We explored two cases of DEBS, labelled as DEBS Low and DEBS High. We firstly modelled DEBS Low, which does not foresee any possible changes in data sizes and configurations. DEBS Low's threshold was profiled with 1KB data and a 128-bit key length without considering any variability. We then modelled DEBS High in a case where it foresees the possible dynamic increase in workload consumption due to variable data sizes and configurations and sets its threshold based on the most energy-hungry setup, while it does not consider further capacitor ageing.

Samoyed differs from DEBS and the adaptive scheme in its control, where, when completing an operation, it keeps executing until it dies rather than sleeps and waits for

the next threshold. Samoyed suggests allocating an abundant energy budget, so its threshold is also set to the highest possible operating voltage.

5.2.2.3   Simulation Setup

In simulation, the system has 10 µF system capacitance without charge at the start. The shutdown threshold is 1.8 V, against which DEBS and the adaptive scheme set their threshold, with a 10 mV small margin. The system consumes 10 µA when it is inactive. To evaluate the performance of the three schemes, we conducted two tests that simulate a variable workload and capacitance reduction respectively. The variable workload test runs a random data amount from 16B to 4080B (1 to 255 blocks of data, 16B per block), and also a random 128-, 192-, or 256-bit key length, both uniformly distributed. The energy harvesting characteristics presented in Figure 5.2 is used as the supply for this test. All the schemes take the same random series of data sizes and configurations. The capacitance reduction test runs with 0-60% reduced capacitance, in line with the maximum possible reduction shown in Section 5.2.1.4. The system in this test is supplied with a 50 µA constant current and runs only the most energy-hungry operation, in order to examine whether the system can avoid non-termination even under the worst case. We ran 10 rounds of simulations for each setup, and each round simulates for 10 s.

5.2.2.4   Results

Figure 5.3 shows the mean, maximum, and minimum numbers of completed and failed operations in the variable workload test. DEBS Low cannot terminate once it encounters an operation that consumes more than what it is profiled for and the supply is too weak to provide the energy gap. DEBS Low can only occasionally get progress on lightweight operations before non-termination. Samoyed also suffers performance loss from waiting for a high energy threshold (2.9 V in this case), and failing an operation at the end of an active cycle. DEBS High is relatively efficient because it does not usually fail due to a suffcient energy budget and a sleep-after-completion control. The adaptive scheme runs the most efficiently among these four. It runs at reduced operating voltage that improves system energy efficiency, and also guarantees the completion of every task by setting a minimised but safe threshold. As an example voltage trace shown in Figure 5.4, the adaptive scheme runs with 2.11 V mean voltage, while the ones for Samoyed and DEBS High are 2.36 V and 2.40 V respectively. Due to the above reasons, the adaptive scheme completes more operations over Samoyed by 50% and DEBS High by 15% on average.

Figure 5.5 shows the results of the capacitance reduction test, where we have omitted DEBS Low as it has already failed in non-termination with origin capacitance (so will

FIGURE 5.3: Numbers of completed and failed operations of DEBS Low, Samoyed, DEBS High, and Adaptive given random data sizes and configurations and a PV supply in a 10 s simulation.

FIGURE 5.4: An instance of supply voltage traces in simulation.

FIGURE 5.5: Number of completed operations of Samoyed,DEBS High, and the Adaptive scheme with capacitance reduction.

still fail with reduced capacitance). With the capacitance decreased, DEBS High also falls into non-termination like DEBS Low. Samoyed, where its threshold is set to 3.6 V in this case, can still progress until a 60% reduction of capacitance because its abundant energy budget can support at least one or a few operations in one active cycle. The adaptive scheme still maintains the highest forward progress among these control scheme.

The above exploration presents that using a fixed low threshold can leave the system in non-termination (e.g. DEBS Low and DEBS High) but allocating an abundant energy budget compromises system efficiency (DEBS High and Samoyed). An adaptive threshold can potentially overcome both problems.

Motivated by the previous examples of variable energy consumption and the benefit of an adaptive threshold, we propose OPTIC, a new methodology for profiling energy consumption of tasks at runtime and adapting energy budgets to the variable energy consumption of tasks.

5.3 OPTIC **Runtime Energy Profiling**

OPTIC's runtime energy profiling method efficiently profiles the maximum drop of supply voltage that a task can cause, i.e. the aforementioned ΔV_{task}. Unlike the previous disconnecting-supply method, OPTIC's performs energy profiling with the supply connected, so as to reserve energy input during profiling. When the supply is connected, ΔV_{task} cannot be measured simply by two voltage measurements at the beginning and the end of a task because the supply keeps charging the system during execution. Instead, OPTIC analyses the supply current in the charge cycle, and uses it to derive ΔV_{task} in the discharge cycle.

FIGURE 5.6: An illustrative supply voltage trace for explaining OPTIC's runtime energy profiling method.

OPTIC's runtime energy profiling method assumes an IPS is able to measure the supply voltage and to record time when asleep and active. Usually, these two functions can be achieved with efficient on-chip ADCs and timers on common off-the-shelf MCUs, e.g. MSP430FR series (an example platform used in IPS literature).

5.3.1 Principles

To obtain ΔV_{task}, OPTIC's runtime energy profiling method compensates the voltage difference before and after an operation by an estimated voltage gain brought by the supply during the operation. The estimated voltage gain is calculated by measuring the charging ability in the last charge cycle and scaling it with the duration of the discharge cycle. Thus, OPTIC takes three voltage readings and two timer readings to perform one energy profiling.

To focus on the profiling rationale in the following illustration, we temporarily assume the mean supply current in a charge cycle remains the same in the next discharge cycle, both denoted as I_{in}. We will discuss the effect of volatile supply current shortly. We also omit the overhead of ADC voltage reading here.

Figure 5.6 to be replaced with a more 'academic' look.

We show an illustrative trace of supply voltage across a charge-discharge cycle in Figure 5.6 with the symbols listed in Table 5.3.

The system charge increase in the charging cycle can be described as

$$\Delta V_{\text{charge}}C = (I_{\text{in}} - I_{\text{sleep}})T_{\text{charge}} \tag{5.2}$$

TABLE 5.3: Definitions of Mathematical Symbols

Symbol	Definition
ΔV_{task}	Maximum voltage decrease of a task
ΔV_{charge}	Voltage increase of a charge cycle
$\Delta V_{\text{discharge}}$	Voltage decrease of a discharge cycle
C	System energy storage capacitance
I_{in}	Input current from energy harvester
I_{sleep}	System sleep current draw
I_{task}	System execution current draw during a task
T_{charge}	Time length of a charge cycle
T_{task}	Time length of a task execution cycle

where I_{sleep} is the current draw of the whole system when it sleeps and waits for energy refilling, including the current consumption for voltage monitoring, time recording, and other quiescent or leakage current.

The system charge reduction in the discharging cycle can be described as

$$\Delta V_{\text{discharge}}C = (I_{\text{task}} - I_{\text{in}})T_{\text{task}} \tag{5.3}$$

where I_{task} consists of the current draw of the main workload, voltage monitoring, time recording, and other quiescent or leakage current.

The actual charge consumption of a task comes from the consumer part in Equation 5.3, which is

$$\Delta V_{\text{task}}C = I_{\text{task}}T_{\text{task}} \tag{5.4}$$

Hence, combining and rearranging Equation 5.2, Equation 5.3, and Equation 5.4, we can get the expression of ΔV_{task} as

$$\Delta V_{\text{task}} = \Delta V_{\text{discharge}} + \Delta V_{\text{charge}}\frac{T_{\text{task}}}{T_{\text{charge}}} + \frac{I_{\text{sleep}}T_{\text{task}}}{C} \tag{5.5}$$

ΔV_{task} is the actual voltage drop that a task can cause, and directly determines the voltage threshold a system should set for the task to safely complete. In Equation 5.5, ΔV_{charge}, $\Delta V_{\text{discharge}}$, T_{task}, and T_{charge} are all perceivable values. ΔV_{charge} and $\Delta V_{\text{discharge}}$ can be measured by three voltage readings at the transition points of charge and discharge cycles. T_{task} and T_{charge} can be measured with an on-chip timer.

$\frac{I_{\text{sleep}}T_{\text{task}}}{C}$ is a theoretical profiling error of this approach. If it is negligible or compensable, ΔV_{task} can be derived at runtime with all perceivable values.

5.3.2 Minimizing and Compensating Theoretical Profiling Error

As the profiling method ignores the last term $\frac{I_{\text{sleep}}T_{\text{task}}}{C}$ in Equation 5.5, the profiled value can be theoretically smaller than the actual one. However, the empirical values of I_{sleep}, T_{task}, and C in IPSs indicate that this error is relatively small. The system sleep current I_{sleep} is a key property that is to be minimised in IPSs, and can be down to even sub-µA with modern low power techniques. The system's energy buffering capacitance C is typically in the µF level in IPSs. The execution time of a task T_{task} is typically a few or tens of ms as the energy buffering capacitor cannot afford a long, energy-hungry task. Hence, $\frac{I_{\text{sleep}}T_{\text{task}}}{C}$ should be typically under 10 mV. This is insignificant compared to the voltage drop of a task (potentially hundreds of mV), and can be easily or intrinsically compensated by margins in implementation. For example, a voltage comparator may not have such resolution and precision, and thus may over-provision a small energy budget that compensate this error. Manually adding a small software offset to the profiling results can also overcome this error. Therefore, this theoretical profiling error is insignificant in implementation and can be easily compensated.

5.3.3 Effect of Volatile Supply Current

The profiling method uses the average current input in the charge cycle as the current input in the next discharge cycle to derive the actual charge consumption. A charge-discharge cycle can be typically from tens to hundreds of ms, considering the capacitor size and the supply power in IPSs. From our practical observation on some types of energy harvesters (e.g. PV cells), OPTIC's profiling method performs stably (results presented in Section 5.6) as the supply current pattern complies with the assumption on supply current. However, we still anticipate there can be more volatile energy sources and discuss the consequent effect.

We denote the the mean current in charge and discharge cycles as $I_{\text{in\_charge}}$ and $I_{\text{in\_discharge}}$ respectively. When $I_{\text{in\_charge}} > I_{\text{in\_discharge}}$, the system over-profiles ΔV_{task} by ($I_{\text{in\_charge}} - I_{\text{in\_discharge}})T_{\text{task}}/C$ higher. When $I_{\text{in\_charge}} < I_{\text{in\_discharge}}$, the system under-profiles ΔV_{task} by ($I_{\text{in\_discharge}} - I_{\text{in\_charge}})T_{\text{task}}/C$ lower. While the over-profiled energy budget should be safe, the under-profiled energy budget could be inadequate, making the following task failed. An unfortunate case is when the system first under-profiles a task with a rapidly increasing supply current, and then executes the task again using the newly profiled budget while no further energy is harvested during the execution. This can lead to a task failure, where the system needs the existing approaches in IPSs to maintain atomic progress, e.g. disabling checkpoints during atomic sections. The over- or under-profiled results can be corrected when $I_{\text{in\_charge}}$ and $I_{\text{in\_discharge}}$ match again.

As discussed, it is indicated that OPTIC's profiling method is suitable for energy sources that are not liable to change significantly across a charge-discharge cycle. If the energy

source is too volatile to obtain reliable profiling results, a disconnecting-supply profiling method could be adopted as a workaround.

5.4 OPTIC Runtime Energy Adaptation

OPTIC runtime energy adaptation utilises the presented runtime energy profiling to dynamically adapts the voltage threshold to the latest energy consumption of a task. The adaptation method assumes the system is able to monitor the supply voltage and signal the MCU to wake up or sleep when a high or low threshold is hit, and the threshold is configurable by the MCU at runtime. In practice, this voltage monitoring ability is widely adopted by IPSs in the forms of a voltage comparator [27, 114], an energy management unit [22, 33], or a periodic ADC polling [96].

The fundamental goal of the runtime energy adaptation is to allocate a barely sufficient energy budget for each task. Utilising the presented runtime energy profiling method, OPTIC is able to obtain the latest ΔV_{task} of a task and update its threshold accordingly. The voltage threshold V_{th} of a barely sufficient energy budget is defined as:

$$V_{th} = \Delta V_{task} + V_{end} \tag{5.6}$$

where V_{end} is the target end voltage below which the whole or part of system's hardware cannot function correctly. V_{end} can be higher than the MCU shutdown voltage, e.g. a peripheral that has a higher operating voltage. Besides allocating the lowest V_{th}, an ideal adaptation scheme is also expected to have low overheads, run energy profiling only when necessary, and react to energy variations immediately.

Based on the above aims, we design OPTIC's runtime adaptation scheme. It consists of a basic adaptation routine for a fixed workload and an optional linear adaptation method for workloads that has a linearly-scaled ΔV_{task} with dynamic parameters. OPTIC's runtime energy adaptation is decoupled with the energy profiling method. The adaptation scheme allows the energy profiling method to be integrated in the routine but only requires an interface which allows it to trigger an instance of profiling and return a profiling result.

5.4.1 Adaptation Routine

A flowchart of OPTIC's adaptation routine is shown in Figure 5.7. The routine operates at the entry and the exit of a task. Checkpoints are disabled during the atomic task, so the program rolls back to a point before the task entry if a power interruption happens between the entry and the exit. The system executes the task body when V_{cc} is above V_{th}. If V_{cc} is below V_{th}, the system sleeps and waits until V_{th} is reached.

FIGURE 5.7: Flowchart of OPTIC's runtime energy adaptation routine. The blue blocks represent a configurable control logic to decide when to perform energy profiling. The dashed purple blocks are only run when the profiling is enabled, and represent OP-TIC's energy profiling with the last block updating V_{th} with the new ΔV_{task}.

A non-volatile flag, "failed", is assigned for each task in order to monitor whether V_{end} is met with the current V_{th}. The "failed" flag is set when a power interruption happens in the task body or when V_{cc} falls below V_{end} after the task body finishes. At the entry of a task, OPTIC checks whether "failed" is set, i.e. whether V_{th} fails to meet V_{end} last time, and increment V_{th} if it is set. The increment amount can be dependent on volatility of energy consumption and the resolution of the adopted voltage monitor. In practice (Section 5.5), we found that incrementing one unit step of the voltage monitor, which corresponds to about 30 mV in our implementation, suffices both stability and reactivity.

Following the failure check, the routine has a control of when to trigger energy profiling (blue blocks in Figure 5.7), such that energy profiling is not performed every time that the task is run so as to save the energy and time overheads on unnecessary profiling. The control logic can be configured as per the requirements of users or applications. We have exemplified this with a delay counter, where the energy profiling is enabled every a number of completions. Alternatively, persistent timekeepers [115–117] can also be used to trigger energy profiling once a period of real time passes.

If energy profiling is enabled, the dashed purple blocks in Figure 5.7 are performed in the routine. The particular operations involved can be dependent on the profiling method, while we have illustrated this in the flowchart with OPTIC's profiling method. As explained, OPTIC' energy profiling operates at three points when the charge cycle starts, when the charge cycle ends and the discharge cycle starts, and when the discharge cycle ends. V_{th} is then updated after a new ΔV_{task} is profiled following Equation 5.6. If a charge cycle is not needed, i.e. the energy stored is already sufficient for the task, the profiling is skipped and performed next time as this contradicts the design of OPTIC's profiling method.

5.4.2 Linear Adaptation

The above threshold adaptation is design for workloads that have a fixed amount of computational work and a determined configuration, the ΔV_{task} variation of which can change slowly with non-computational factors, e.g. capacitor ageing or temperature variations. For workloads that have runtime changeable parameters that scale energy consumption significantly, e.g. data sizes and peripheral configurations, the above adaptation can cost a number of failures before adapting to the new threshold. While dynamic configurations can be solved with multiple thresholds that switched by the configuration, data sizes can be fine-grained and can introduce a high memory overhead considering the number of thresholds needed. Hence, we propose a linear adaptation method as an option for workloads that have linearly-scaled energy consumption with its parameter.

Thus, a linearly-scaled ΔV_{task} can be represented as:

$$\Delta V_{task} = \theta_1 x + \theta_0 \tag{5.7}$$

where x is the parameter that is supposed to scale ΔV_{task}. θ_1 and θ_0 are the slope and y-intercept of the linear relationship between ΔV_{task} and x. Hence, V_{th} for the task should be set as:

$$V_{th} = \theta_1 x + \theta_0 + V_{end} \tag{5.8}$$

A straightforward solution to obtain θ_1 and θ_0 can be taking a series of profiling results and calculating the regression function. Though viable, this can introduce relatively high overheads on sampling and calculation.

To lower the overheads, we adopt an efficient method where energy profiling is performed to update θ_1 and θ_0 when x reaches its minimum or maximum values. θ_1 and θ_0 can then be calculated with less computation than linear regression. When the task is run with a x value other than the minimum or maximum, the energy profiling is disabled and θ_0 is incremented when necessary, e.g. a x value that causes a higher ΔV_{task} than what the equation predicts.

The routine of the linear adaptation method is then similar to the one shown in Figure 5.7, with modifications on the profiling control and the increment and update of V_{th}, where it controls whether to profile based on x, increments θ_0, and updates θ_1 and θ_0 rather than V_{th}.

> Discussion on e.g. adaptation to other non-linear relationship, the ability to fall back differentiates it from a "simply-incrementing-threshold" approach?

5.5   Implementation

OPTIC was implemented based on an MSP430FR5994 development board. Its runtime is implemented as a C library and used with function calls. OPTIC is available open-source at *https://git.soton.ac.uk/jz8u17/atom-energy*, along with the simulation program of design exploration, comparisons of runtime (Samoyed and DEBS), and benchmarks.

> Check the git repo later.

The system schematic is shown in Figure 5.8. To reduce power consumption, the system utilises the MCU's on-chip ADC, timer, and voltage reference to perform energy profiling, and an external voltage monitor to monitor and control the threshold. The energy harvester is decoupled from the rest of the system by a diode to prevent the backflow

FIGURE 5.8: OPTIC system schematic.

of current when the harvester's power output drops off. The harvested energy is then buffered in a 10 μF capacitor (C_{ext}). Together with 1.5 μF on-board decoupling capacitance, the system has an energy buffering capacity of 11.5 μF in total.

The energy profiling is achieved through the on-chip modules. The ADC reads voltage from a built-in 1/2 V_{cc} channel, and thus an external voltage divider is not needed. A 2 V voltage reference is used by the ADC to convert the voltage reading, hence providing a 0–4 V reading range. A timer, driven by a 10 kHz low-power clock, records the charge and discharge cycle for OPTIC's energy profiling.

5.5.1   External Voltage Monitor

As shown in Figure 5.8, we built an external voltage monitor to control the threshold that signals the MCU to wake up or sleep. The voltage monitor consists of a 100 kΩ 129-step digital potentiometer (MCP4131-104) controlled through SPI, a voltage comparator (LT6703HVIS5-3) with 400 mV internal reference. Two resistors, 560 kΩ and 68 kΩ, were connected with the digital potentiometer to provide a detection range of 1.73–4.28 V, which covers the operating voltage range of the system. A 1 MΩ pull-up resistor was added at the comparator's open-collector output. Hence, the detected voltage threshold of V_{cc} is:

$$V_{th} = \frac{560 + 100 + 68}{\frac{N_{wiper}}{128} * 100 + 68} \times 0.4 \quad (V) \tag{5.9}$$

where N_{wiper} is the wiper step of the potentiometer, ranged in 0-128 inclusively. Also, the profiling result of ΔV_{task} is stored as $N_{profiling}$ in a digital ADC-scale format:

$$\Delta V_{task} = \frac{N_{profiling}}{N_{adcmax}} \times V_{adcmax} \tag{5.10}$$

where ΔV_{task} is as defined in Equation 5.6. N_{adcmax} and V_{adcmax} are the maximum digital ADC reading and its corresponding voltage, which are 4095 and 4 V respectively in our implementation. Combining Equation 5.6, Equation 5.9, and Equation 5.10, we can obtain the relationship between $N_{\text{profiling}}$ and N_{wiper} as:

$$\frac{N_{\text{profiling}}}{N_{\text{adcmax}}} \times V_{\text{adcmax}} + V_{\text{end}} = \frac{560 + 100 + 68}{\frac{N_{\text{wiper}}}{128} * 100 + 68} \times 0.4 \tag{5.11}$$

where V_{end} is the target end voltage, which we set at 2 V because the energy profiling uses the 2 V voltage reference for ADC reading such that the energy profiling can correctly work above V_{end}.

In order to speed up the threshold setting from this non-linear relationship (Equation 5.11), We generated a look-up table to efficiently convert a profiling result $N_{\text{profiling}}$ into the corresponding voltage threshold setting N_{wiper}. To avoid unnecessarily fine-grained steps, we equally divide $N_{\text{profiling}}$ by a step of N_{step}. We recommend setting N_{step} as a power of 2 for an efficient threshold conversion, and we set N_{step} as 32, which translates to a voltage step of about 31 mV. We traversed N_{wiper} to find the closest V_{th} for each step of $N_{\text{profiling}}$, and the look-up table is then formed by the array of N_{wiper}. We also shifted the look-up table by one step higher so that the look-up table can inherently round up. Therefore, the corresponding threshold setting N_{wiper} of a profiling result $N_{\text{profiling}}$ can be found in the look-up table with a computation-efficient index of $\frac{N_{\text{profiling}}}{N_{\text{step}}}$.

5.5.2 Software

OPTIC's software is implemented as a library that accounts for the bootstrap configuration, function interfaces, memory mapping, and state retention. The bootstrap performs necessary system initialisation, such as configuring clocks, GPIOs, essential peripherals, and loading RAM data. OPTIC's software interface is implemented as two function calls at the entry and exit of an atomic task. Each atomic task should be assigned with a function ID such that its state is independent from other atomic tasks. The state of an atomic task consists of a minimum of 2 bytes non-volatile data that accounts for a failure check and an adaptive threshold, with optional data for a user-defined control logic (e.g. a delay counter) or linear adaptation. The state retention mechanism is implemented as a style of reactive intermittent computing as in [32, 71]. The usage of OPTIC's software is straightforward by assigning an ID to an atomic task in the library's header and calling the functions with the ID at the entry and exit of the atomic task.

5.6   Experimental Evaluation

We experimentally evaluated OPTIC, showing its ability to run with an adaptive minimum threshold that mitigate non-termination and improve energy efficiency. OPTIC's runtime energy profiling presents a low and relatively consistent error across different task scales. We show that, despite with reduced capacitance, OPTIC is able to adapt V_{th} to meet a target end voltage V_{end} until the highest threshold is reached, while the fixed-threshold comparison DEBS fails. We also show that OPTIC improves performance over DEBS and Samoyed with a PV panel supply owning to its reduced operating voltage.

5.6.1   Experimental Setup and Benchmarks

A PV panel (Sanyo AM-1417CA) provided the sole power supply for the system. It is covered in a black box with a white LED light as the only energy source, producing a consistent supply characteristic (as shown in Figure 5.2) during the experiments. For the experiment on capacitance reduction only, we instead use a constant low-current supply so as to examine whether the system is able to survive with little energy income during task execution.

Three common peripheral tasks in IoT sensors were used as the benchmarks for evaluation.

- **DMA**: Data transfer using an on-chip DMA module, frequently used in data logging.

- **AES**: AES encryption using an on-chip AES accelerator processing up to 4KB data at a time for secure communication.

- **RF**: Wireless communication through an external nRF24L01 radio module, transmitting a payload up to 96B at a time, configured as a 2Mbps air data rate and a 0 dBm output power. The radio module is connected through an LDO with a 2 V output voltage to lower the quiescent current consumption, with a 10 μF at the LDO's low side.

5.6.2   Profiling Accuracy

> Should present Figure 5.9 with a smaller division.

We first measured the profiling accuracy of OPTIC's runtime energy profiling ability. A hundred profiling results were obtained for each workload. Manual profiling was also conducted by disconnecting the power supply during task execution and reading ΔV_{task} from a scope, and used as a reference that we evaluate the profiling results

(a) DMA   (b) AES   (c) RF

FIGURE 5.9: Error Distribution of OPTIC's Runtime Energy Profiling given a PV supply.

against. As shown in Figure 5.9, the profiling errors are low and relatively consistent (mostly within 5 mV) across the three workload with different levels of energy consumption. The error becomes insignificant with energy-hungry tasks, e.g. RF. Compared to the step of voltage thresholds in our implementation (around 30 mV), this 5 mV error is acceptable as it can convert to a relatively stable threshold assuming a fixed energy consumption. Additionally, the average profiling results are shown to be a slightly higher than the reference, which seems to contradict the theoretical error that is supposed to make the profiling undershoot. This is majorly due to a positive error in the MCU's internal $1/2\,V_{cc}$ divider, which also evidences that the theoretical error is insignificant and easily compensated by other factors.

> Energy saving compared to the disconnect-supply profiling method?

5.6.3 Reliability with Dynamic Energy Consumption

Question: Can it still make forward progress correctly with changes (as listed below) while other SoA approaches can't?

We evaluated whether OPTIC can adapt to variability in IPSs and keep making forward progress. We classified the variability in three categories according to the frequency of these changes:

- **Changing once**, such as new workloads, devices, and components.

- **Changing infrequently**, such as capacitor ageing, device ageing, temperature changes, and configurations that last for a long term.

- **Changing frequently**, such as variable data sizes and peripheral configurations that can frequently change.

FIGURE 5.10: A voltage trace of OPTIC adapting to a new operation on a new device.

To reduce similar results, we show one example in each category to illustrate OPTIC's adaptation to variability.

5.6.3.1   Changing once

Figure 5.10 shows an example of how OPTIC adapts its threshold to a new workload and a new device. The system runs an AES-128 encryption on 1KB data repetitively . The algorithm does not have any knowledge on the energy consumption of the platform or the workload. The system first waits for the initial profiling threshold, which is set at 2.7 V in this case. Then it performs energy profiling as this is the first time it executes this task. The next threshold for the task is then adapted to a lower one. In the following execution, the system is able to maintain the same threshold that guarantees the completion of the task. The end voltage after completing a task matches closely with the target V_{end}, with a small margin that comes from both the round-up threshold and the energy harvested during the task execution. The above example shows OPTIC's ability to adapt to a new workload or device, obviating the need for manual energy profiling for various scenarios, e.g. updating workloads or deploying new devices.

5.6.3.2   Changing infrequently

We then evaluated OPTIC's adaptation on infrequently or slowly changing ΔV_{task}. We took capacitor ageing as an example for this category of changes. The capacitor ageing was emulated with a capacitor bank consisting of 1 µF capacitors. The capacitor bank replaced the 10 µF C_{ext} in Figure 5.8, and hence the system capacitance could then be tuned in the range of 1.5–11.7 µF with 1.2–1.5 µF per step as measured.

In this experiment, the initial system capacitance was 11.7 µF, and was reduced step by step to test the system's ability against capacitor ageing. We compared OPTIC against DEBS in terms of whether it may fail. As the target end voltage for OPTIC in this implementation is 2 V, we configured the thresholds of DEBS against 2 V as well for a

(A) DMA

(B) AES

(C) RF

FIGURE 5.11: Effect of Capacitor Degradation on OPTIC and DEBS.

FIGURE 5.12: Relative Completion Rates of Samoyed, DEBS, and OPTIC with variable data sizes and a PV supply.

fair comparison, allowing additional energy before the shutdown threshold (1.8 V) is reached. We omitted the results of Samoyed as it assumes an abundant energy budget and the simulation results in Figure 5.5 indicate it is resilient to reduction of capacitance though with performance loss.

Figure 5.11 shows whether OPTIC and DEBS can safely complete the tasks with their threshold settings, along with their start and end voltages. In terms of meeting the target V_{end}, OPTIC is able to increase its threshold to prevent its end voltage dropping below the target V_{end}, while DEBS fails to do so with reduced capacitance as its threshold is fixed. The increase of OPTIC's threshold has a limit, where we set with the maximum operating voltage (3.6 V) for DMA and AES, and 3.3 V for RF beyond which the system's quiescent current draw becomes larger than the supply. OPTIC's threshold is increased with reduced capacitance until the upper limit is met, where it signals an alert. In a practical scenario, the alert could be sent to maintainers and indicate further actions needed. Owing to the threshold adaptation, OPTIC can still survive with much lower capacitance, only failing the RF task with the lowest capacitance (67.5% reduction).

5.6.3.3 Changing frequently

A task may have runtime variable data sizes and configurations, which frequently change ΔV_{task}. While DEBS and Samoyed can set a high threshold that suffices the most energy-hungry task, OPTICcan also adapts its threshold to frequently changing ΔV_{task} so as to lower operating voltage and increase forward progress.

We demonstrate OPTIC's linear threshold adaptation on workloads that have variable data sizes, where AES encrypts 512B to 4KB data with a 256-bit key length, and RF sends 16B to 96B data. An array of randomised numbers was generated to switch the

data sizes. The average completion rate in a 30 s window was recorded as a performance metric. As shown in Figure 5.12, OPTIC managed to make 64% and 98% more progress compared to Samoyed and DEBS respectively on the AES workload. On the RF workload, the improvement compared to DEBS is 10% while Samoyed failed because the radio cannot reset to the correct state after a power failure and draws large current. The improvement of OPTIC comes from a lower threshold from which the system can harvest more energy and save the time on waiting for unnecessary energy.

5.6.4 Overheads

Results of current, time, and memory overheads to be measured.

5.7 Summary

Summary to do.

Chapter 6

Conclusions and Future Work

6.1 Conclusions

Intermittent computing enables continuity of computation on energy harvesting sensor nodes despite frequent power failures by managing system volatile and non-volatile states. With a goal of minimising device dimensions and cost, intermittent computing systems only adopt energy storage (e.g. a decoupling capacitor) at the minimum requirement of ensuring computing correctness. However, given power production is less than power consumption, such systems have to frequently wake up, execute shortly, and halt, wasting energy on state managing operations. A method of sizing energy storage and energy harvester for intermittent computing devices under real-world deployment is proposed. This sizing method provides a suggestion on how to balance performance and dimensions in sizing energy harvester. In a suggested range of energy harvester sizes, increasing storage from $20\mu F$ to $80\mu F$ and improve 5.7-22.2% on application execution speed under real-world energy source conditions while not affect device dimensions.

A power-neutral system has to match the power consumption with the available power instantaneously through DVFS since it has almost no energy storage. However, this affects the overall performance, since a system performing DVFS can obtain more computation when operating within a constrained range of frequency instead of scaling frequency according to the harvested power. Based on this, a study on the effect of energy storage capacity on the performance of power-neutral systems is proposed. In this study, the analysis shows that with the increase in capacitance, the system is able to operate within a more stable range of frequency, and hence more forward progress achieved given the same power input and within the same time. It is reported in the simulation that when properly selecting the size of the capacitor, the forward progress can be improved by 14.6% given a sinusoidal power input.

6.2 Future Work

References

[1] Oliver Hahm, Emmanuel Baccelli, Hauke Petersen, and Nicolas Tsiftes. Operating systems for low-end devices in the internet of things: a survey. *IEEE Internet of Things Journal*, 3(5):720–734, 2016.

[2] Luca Mainetti, Luigi Patrono, and Antonio Vilei. Evolution of wireless sensor networks towards the internet of things: A survey. In *Software, Telecommunications and Computer Networks (SoftCOM), 2011 19th International Conference on*, pages 1–6. IEEE, 2011.

[3] Tosiron Adegbija, Anita Rogacs, Chandrakant Patel, and Ann Gordon-Ross. Microprocessor optimizations for the internet of things: A survey. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 37(1):7–20, 2017.

[4] Weisong Shi, Jie Cao, Quan Zhang, Youhuizi Li, and Lanyu Xu. Edge computing: Vision and challenges. *IEEE Internet of Things Journal*, 3(5):637–646, 2016.

[5] Jan M Rabaey, M Josie Ammer, Julio L Da Silva, Danny Patel, and Shad Roundy. Picoradio supports ad hoc ultra-low power wireless networking. *Computer*, 33(7):42–48, 2000.

[6] Paul D Mitcheson, Eric M Yeatman, G Kondala Rao, Andrew S Holmes, and Tim C Green. Energy harvesting from human and machine motion for wireless electronic devices. *Proceedings of the IEEE*, 96(9):1457–1486, 2008.

[7] Sravanthi Chalasani and James M Conrad. A survey of energy harvesting sources for embedded systems. In *Southeastcon, 2008. IEEE*, pages 442–447. IEEE, 2008.

[8] Sujesha Sudevalayam and Purushottam Kulkarni. Energy harvesting sensor nodes: Survey and implications. *IEEE Communications Surveys & Tutorials*, 13(3):443–461, 2011.

[9] Aman Kansal, Jason Hsu, Sadaf Zahedi, and Mani B Srivastava. Power management in energy harvesting sensor networks. *ACM Transactions on Embedded Computing Systems (TECS)*, 6(4):32, 2007.

[10] Bernhard Buchli, Felix Sutton, Jan Beutel, and Lothar Thiele. Dynamic power management for long-term energy neutral operation of solar energy harvesting systems. In *Proceedings of the 12th ACM Conference on Embedded Network Sensor Systems*, pages 31–45. ACM, 2014.

[11] Trong Nhan Le, Olivier Sentieys, Olivier Berder, Alain Pegatoquet, and Cecile Belleudy. Power manager with pid controller in energy harvesting wireless sensor networks. In *Green Computing and Communications (GreenCom), 2012 IEEE International Conference on*, pages 668–670. IEEE, 2012.

[12] Antonio Caruso, Stefano Chessa, Soledad Escolar, Xavier del Toro, and Juan Carlos López. A dynamic programming algorithm for high-level task scheduling in energy harvesting iot. *IEEE Internet of Things Journal*, 2018.

[13] Peter Wägemann, Tobias Distler, Heiko Janker, Phillip Raffeck, Volkmar Sieh, and Wolfgang SchröDer-Preikschat. Operating energy-neutral real-time systems. *ACM Transactions on Embedded Computing Systems (TECS)*, 17(1):11, 2018.

[14] Fayaz Akhtar and Mubashir Husain Rehmani. Energy replenishment using renewable and traditional energy resources for sustainable wireless sensor networks: A review. *Renewable and Sustainable Energy Reviews*, 45:769–784, 2015.

[15] Daler Rakhmatov, Sarma Vrudhula, and Deborah A Wallach. Battery lifetime prediction for energy-aware computing. In *Proceedings of the 2002 international symposium on Low power electronics and design*, pages 154–159. ACM, 2002.

[16] Geoff V Merrett and Alex S Weddell. Supercapacitor leakage in energy-harvesting sensor nodes: Fact or fiction? In *Networked Sensing Systems (INSS), 2012 Ninth International Conference on*, pages 1–5. IEEE, 2012.

[17] Farhan I Simjee and Pai H Chou. Efficient charging of supercapacitors for extended lifetime of wireless sensor nodes. *IEEE Transactions on power electronics*, 23(3):1526–1536, 2008.

[18] Xiaofan Jiang, Joseph Polastre, and David Culler. Perpetual environmentally powered sensor networks. In *Proceedings of the 4th international symposium on Information processing in sensor networks*, page 65. IEEE Press, 2005.

[19] Farhan Simjee and Pai H Chou. Everlast: long-life, supercapacitor-operated wireless sensor node. In *Proceedings of the 2006 international symposium on Low power electronics and design*, pages 197–202. ACM, 2006.

[20] Ian F Akyildiz, Weilian Su, Yogesh Sankarasubramaniam, and Erdal Cayirci. Wireless sensor networks: a survey. *Computer networks*, 38(4):393–422, 2002.

[21] Daniele Miorandi, Sabrina Sicari, Francesco De Pellegrini, and Imrich Chlamtac. Internet of things: Vision, applications and research challenges. *Ad hoc networks*, 10(7):1497–1516, 2012.

[22] Kiwan Maeng and Brandon Lucia. Supporting peripherals in intermittent systems with just-in-time checkpoints. In *Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation*, pages 1101–1116. ACM, 2019.

[23] Alexei Colin, Emily Ruppel, and Brandon Lucia. A reconfigurable energy storage architecture for energy-harvesting devices. In *Proceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Systems*, pages 767–781. ACM, 2018.

[24] Samuel Wong Chang Bing, Domenico Balsamo, and Geoff V Merrett. An energy-driven wireless bicycle trip counter with zero energy storage. In *Proceedings of the 16th ACM Conference on Embedded Networked Sensor Systems*, pages 404–405. ACM, 2018.

[25] Samuel DeBruin, Bradford Campbell, and Prabal Dutta. Monjolo: An energy-harvesting energy meter architecture. In *Proceedings of the 11th ACM Conference on Embedded Networked Sensor Systems*, page 18. ACM, 2013.

[26] K. Ma, X. Li, K. Swaminathan, Y. Zheng, S. Li, Y. Liu, Y. Xie, J. J. Sampson, and V. Narayanan. Nonvolatile processor architectures: Efficient, reliable progress with unstable power. *IEEE Micro*, 36(3):72–83, May 2016.

[27] Domenico Balsamo, Alex S. Weddell, Anup Das, Alberto Rodriguez Arreola, Davide Brunelli, Bashir M. Al-Hashimi, Geoff V. Merrett, and Luca Benini. Hibernus++: A self-calibrating and adaptive system for transiently-powered embedded devices. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 35(12):1968–1980, 2016.

[28] Hrishikesh Jayakumar, Arnab Raha, Woo Suk Lee, and Vijay Raghunathan. Quickrecall: A HW/SW approach for computing across power cycles in transiently powered computers. *J. Emerg. Technol. Comput. Syst.*, 12(1), August 2015.

[29] Josiah Hester, Lanny Sitanayah, and Jacob Sorber. Tragedy of the coulombs: Federating energy storage for tiny, intermittently-powered sensors. In *Proc. 13th SenSys*, page 5–16, Seoul, South Korea, 2015.

[30] Domenico Balsamo, Benjamin J. Fletcher, Alex S. Weddell, Giorgos Karatziolas, Bashir M. Al-Hashimi, and Geoff V. Merrett. Momentum: Power-neutral performance scaling with intrinsic mppt for energy harvesting computing systems. *ACM Trans. Embed. Comput. Syst.*, 17(6), January 2019.

[31] Kiwan Maeng and Brandon Lucia. Adaptive dynamic checkpointing for safe efficient intermittent computing. In *Proc. 13th OSDI*, pages 129–144, Carlsbad, CA, October 2018.

[32] D. Balsamo, A. S. Weddell, G. V. Merrett, B. M. Al-Hashimi, D. Brunelli, and L. Benini. Hibernus: Sustaining computation during intermittent supply for energy-harvesting systems. *IEEE Embedded Systems Letters*, 7(1):15–18, March 2015.

[33] Andres Gomez, Lukas Sigrist, Michele Magno, Luca Benini, and Lothar Thiele. Dynamic energy burst scaling for transiently powered systems. In *2016 Design, Automation & Test in Europe Conference & Exhibition (DATE)*, pages 349–354. IEEE, 2016.

[34] Faisal Karim Shaikh and Sherali Zeadally. Energy harvesting in wireless sensor networks: A comprehensive review. *Renewable and Sustainable Energy Reviews*, 55:1041–1054, 2016.

[35] Scott D Moss, Owen R Payne, Genevieve A Hart, and Chandarin Ung. Scaling and power density metrics of electromagnetic vibration energy harvesting devices. *Smart Materials and Structures*, 24(2):023001, 2015.

[36] Vijay Raghunathan, Aman Kansal, Jason Hsu, Jonathan Friedman, and Mani Srivastava. Design considerations for solar energy harvesting wireless embedded systems. In *Information Processing in Sensor Networks, 2005. IPSN 2005. Fourth International Symposium on*, pages 457–462. IEEE, 2005.

[37] Winston KG Seah, Zhi Ang Eu, and Hwee-Pink Tan. Wireless sensor networks powered by ambient energy harvesting (wsn-heap)-survey and challenges. In *Wireless Communication, Vehicular Technology, Information Theory and Aerospace & Electronic Systems Technology, 2009. Wireless VITAE 2009. 1st International Conference on*, pages 1–5. IEEE, 2009.

[38] Weidong Xiao, William G Dunford, and Antoine Capel. A novel modeling method for photovoltaic cells. In *Power Electronics Specialists Conference, 2004. PESC 04. 2004 IEEE 35th Annual*, volume 3, pages 1950–1956. IEEE, 2004.

[39] Oscar López-Lapeña, Maria Teresa Penella, and Manel Gasulla. A new mppt method for low-power solar energy harvesting. *IEEE Transactions on Industrial Electronics*, 57(9):3129–3138, 2010.

[40] Francisco Paz and Martin Ordonez. High-performance solar mppt using switching ripple identification based on a lock-in amplifier. *IEEE Transactions on Industrial Electronics*, 63(6):3595–3604, 2016.

[41] Deepak Verma, Savita Nema, AM Shandilya, and Soubhagya K Dash. Maximum power point tracking (mppt) techniques: Recapitulation in solar photovoltaic systems. *Renewable and Sustainable Energy Reviews*, 54:1018–1034, 2016.

[42] Shad Roundy, Dan Steingart, Luc Frechette, Paul Wright, and Jan Rabaey. Power sources for wireless sensor networks. In *European workshop on wireless sensor networks*, pages 1–17. Springer, 2004.

[43] Cian O Mathuna, Terence O'Donnell, Rafael V Martinez-Catala, James Rohan, and Brendan O'Flynn. Energy scavenging for long-term deployable wireless sensor networks. *Talanta*, 75(3):613–623, 2008.

[44] Detlev Heinemann, Elke Lorenz, and Marco Girodo. Forecasting of solar radiation. *Solar energy resource management for electricity generation from local level to global scale. Nova Science Publishers, New York*, 2006.

[45] National solar radiation database data viewer. https://maps.nrel.gov/nsrdb-viewer/.

[46] Solrmap loyola marymount university (rsr). http://midcdmz.nrel.gov/apps/daily.pl?site=LMU&start=20100406&yr=2016&mo=05&dy=05.

[47] Peter Corke, Philip Valencia, Pavan Sikka, Tim Wark, and Les Overs. Long-duration solar-powered wireless sensor networks. In *Proceedings of the 4th workshop on Embedded networked sensors*, pages 33–37. ACM, 2007.

[48] Aaron N Parks, Alanson P Sample, Yi Zhao, and Joshua R Smith. A wireless sensing platform utilizing ambient rf energy. In *Power Amplifiers for Wireless and Radio Applications (PAWR), 2013 IEEE Topical Conference on*, pages 160–162. IEEE, 2013.

[49] Alanson P Sample, Daniel J Yeager, Pauline S Powledge, Alexander V Mamishev, and Joshua R Smith. Design of an rfid-based battery-free programmable sensing platform. *IEEE transactions on instrumentation and measurement*, 57(11):2608–2615, 2008.

[50] Saman Naderiparizi, Aaron N Parks, Zerina Kapetanovic, Benjamin Ransford, and Joshua R Smith. Wispcam: A battery-free rfid camera. In *RFID (RFID), 2015 IEEE International Conference on*, pages 166–173. IEEE, 2015.

[51] Domenico Balsamo, Anup Das, Alex S Weddell, Davide Brunelli, Bashir M Al-Hashimi, Geoff V Merrett, and Luca Benini. Graceful performance modulation for power-neutral transient computing systems. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 35(5):738–749, 2016.

[52] Navin Sharma, Jeremy Gummeson, David Irwin, and Prashant Shenoy. Cloudy computing: Leveraging weather forecasts in energy harvesting sensor systems. In *Sensor Mesh and Ad Hoc Communications and Networks (SECON), 2010 7th Annual IEEE Communications Society Conference on*, pages 1–9. IEEE, 2010.

[53] Alessandro Cammarano, Chiara Petrioli, and Dora Spenza. Pro-energy: A novel energy prediction model for solar and wind energy-harvesting wireless sensor networks. In *Mobile Adhoc and Sensor Systems (MASS), 2012 IEEE 9th International Conference on*, pages 75–83. IEEE, 2012.

[54] Raul Morais, Samuel G Matos, Miguel A Fernandes, António LG Valente, Salviano FSP Soares, PJSG Ferreira, and MJCS Reis. Sun, wind and water flow as energy supply for small stationary data acquisition platforms. *Computers and electronics in agriculture*, 64(2):120–132, 2008.

[55] Jay Taneja, Jaein Jeong, and David Culler. Design, modeling, and capacity planning for micro-solar power sensor networks. In *Proceedings of the 7th international conference on Information processing in sensor networks*, pages 407–418. IEEE Computer Society, 2008.

[56] Michal Prauzek, Jaromir Konecny, Monika Borova, Karolina Janosova, Jakub Hlavica, and Petr Musilek. Energy harvesting sources, storage devices and system topologies for environmental wireless sensor networks: A review. *Sensors*, 18(8):2446, 2018.

[57] Paulo R Bueno. Nanoscale origins of super-capacitance phenomena. *Journal of Power Sources*, 414:420–434, 2019.

[58] Jiří Libich, Josef Máca, Jiří Vondrák, Ondřej Čech, and Marie Sedlaříková. Supercapacitors: Properties and applications. *Journal of Energy Storage*, 17:224–227, 2018.

[59] Christian Renner, Jürgen Jessen, and Volker Turau. Lifetime prediction for supercapacitor-powered wireless sensor nodes. *Proceedings of FGSN*, pages 1–6, 2009.

[60] Chulsung Park and Pai H Chou. Ambimax: Autonomous energy harvesting platform for multi-supply wireless sensor nodes. In *2006 3rd annual IEEE communications society on sensor and ad hoc communications and networks*, volume 1, pages 168–177. IEEE, 2006.

[61] Geoff V Merrett and Bashir M Al-Hashimi. Energy-driven computing: Rethinking the design of energy harvesting systems. In *Proceedings of the Conference on Design, Automation & Test in Europe*, pages 960–965. European Design and Automation Association, 2017.

[62] Soledad Escolar, Stefano Chessa, and Jesús Carretero. Energy-neutral networked wireless sensors. *Simulation Modelling Practice and Theory*, 43:1–15, 2014.

[63] Christopher M Vigorito, Deepak Ganesan, and Andrew G Barto. Adaptive control of duty cycling in energy-harvesting wireless sensor networks. In *Sensor,*

Mesh and Ad Hoc Communications and Networks, 2007. SECON'07. 4th Annual IEEE Communications Society Conference on, pages 21–30. IEEE, 2007.

[64] Joaquin Recas Piorno, Carlo Bergonzini, David Atienza, and Tajana Simunic Rosing. Prediction and management in energy harvested wireless sensor nodes. In *Wireless Communication, Vehicular Technology, Information Theory and Aerospace & Electronic Systems Technology, 2009. Wireless VITAE 2009. 1st International Conference on*, pages 6–10. IEEE, 2009.

[65] Matthew J Walker, Stephan Diestelhorst, Andreas Hansson, Domenico Balsamo, Geoff V Merrett, and Bashir M Al-Hashimi. Thermally-aware composite run-time cpu power models. In *Power and Timing Modeling, Optimization and Simulation (PATMOS), 2016 26th International Workshop on*, pages 17–24. IEEE, 2016.

[66] Benjamin Ransford, Jacob Sorber, and Kevin Fu. Mementos: System support for long-running computation on rfid-scale devices. *Acm Sigplan Notices*, 47(4):159–170, 2012.

[67] Sivert T Sliper, Domenico Balsamo, Alex S Weddell, and Geoff V Merrett. Enabling intermittent computing on high-performance out-of-order processors. In *Proceedings of the 6th International Workshop on Energy Harvesting & Energy-Neutral Sensing Systems*, pages 19–25. ACM, 2018.

[68] Naveed Anwar Bhatti and Luca Mottola. Harvos: Efficient code instrumentation for transiently-powered embedded sensing. In *Proceedings of the 16th ACM/IEEE International Conference on Information Processing in Sensor Networks*, pages 209–219. ACM, 2017.

[69] Kiwan Maeng and Brandon Lucia. Adaptive dynamic checkpointing for safe efficient intermittent computing. In *13th {USENIX} Symposium on Operating Systems Design and Implementation ({OSDI} 18)*, pages 129–144, 2018.

[70] Brandon Lucia and Benjamin Ransford. A simpler, safer programming and execution model for intermittent systems. In *Proceedings of the 36th ACM SIGPLAN Conference on Programming Language Design and Implementation*, PLDI '15, pages 575–585, New York, NY, USA, 2015. ACM.

[71] Hrishikesh Jayakumar, Arnab Raha, and Vijay Raghunathan. Quickrecall: A low overhead hw/sw approach for enabling computations across power cycles in transiently powered computers. In *2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems*, pages 330–335. IEEE, 2014.

[72] Alberto Rodriguez Arreola, Domenico Balsamo, Anup K Das, Alex S Weddell, Davide Brunelli, Bashir M Al-Hashimi, and Geoff V Merrett. Approaches to transient computing for energy harvesting systems: A quantitative evaluation.

In *Proceedings of the 3rd International Workshop on Energy Harvesting & Energy Neutral Sensing Systems*, pages 3–8. ACM, 2015.

[73] Josiah David Hester and Jacob Sorber. New directions: The future of sensing is batteryless, intermittent, and awesome. In *15th ACM Conference on Embedded Networked Sensor Systems (SenSys' 17)*, 2017.

[74] Alexei Colin and Brandon Lucia. Chain: tasks and channels for reliable intermittent programs. *ACM SIGPLAN Notices*, 51(10):514–530, 2016.

[75] Kiwan Maeng, Alexei Colin, and Brandon Lucia. Alpaca: Intermittent execution without checkpoints. *Proc. ACM Program. Lang.*, 1(OOPSLA), October 2017.

[76] Alexei Colin and Brandon Lucia. Termination checking and task decomposition for task-based intermittent programs. In *Proceedings of the 27th International Conference on Compiler Construction*, pages 116–127. ACM, 2018.

[77] Yongpan Liu, Zewei Li, Hehe Li, Yiqun Wang, Xueqing Li, Kaisheng Ma, Shuangchen Li, Meng-Fan Chang, Sampson John, Yuan Xie, et al. Ambient energy harvesting nonvolatile processors: from circuit to system. In *Proceedings of the 52nd Annual Design Automation Conference*, page 150. ACM, 2015.

[78] Yiqun Wang, Yongpan Liu, Shuangchen Li, Daming Zhang, Bo Zhao, Mei-Fang Chiang, Yanxin Yan, Baiko Sai, and Huazhong Yang. A 3us wake-up time nonvolatile processor based on ferroelectric flip-flops. In *ESSCIRC (ESSCIRC), 2012 Proceedings of the*, pages 149–152. IEEE, 2012.

[79] Fang Su, Yongpan Liu, Yiqun Wang, and Huazhong Yang. A ferroelectric nonvolatile processor with 46μs system-level wake-up time and 14μs sleep time for energy harvesting applications. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 64(3):596–607, 2017.

[80] Yongpan Liu, Fang Su, Yixiong Yang, Zhibo Wang, Yiqun Wang, Zewei Li, Xueqing Li, Ryuji Yoshimura, Takashi Naiki, Takashi Tsuwa, et al. A 130-nm ferroelectric nonvolatile system-on-chip with direct peripheral restore architecture for transient computing system. *IEEE Journal of Solid-State Circuits*, 2019.

[81] Kaisheng Ma, Yang Zheng, Shuangchen Li, Karthik Swaminathan, Xueqing Li, Yongpan Liu, Jack Sampson, Yuan Xie, and Vijaykrishnan Narayanan. Architecture exploration for ambient energy harvesting nonvolatile processors. In *High Performance Computer Architecture (HPCA), 2015 IEEE 21st International Symposium on*, pages 526–537. IEEE, 2015.

[82] Kaisheng Ma, Xueqing Li, Jinyang Li, Yongpan Liu, Yuan Xie, Jack Sampson, Mahmut Taylan Kandemir, and Vijaykrishnan Narayanan. Incidental computing on iot nonvolatile processors. In *Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture*, pages 204–218. ACM, 2017.

[83] Kaisheng Ma, Xueqing Li, Karthik Swaminathan, Yang Zheng, Shuangchen Li, Yongpan Liu, Yuan Xie, John Jack Sampson, and Vijaykrishnan Narayanan. Nonvolatile processor architectures: Efficient, reliable progress with unstable power. *IEEE Micro*, 36(3):72–83, 2016.

[84] Fang Su, Kaisheng Ma, Xueqing Li, Tongda Wu, Yongpan Liu, and Vijaykrishnan Narayanan. Nonvolatile processors: Why is it trending? In *2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)*, pages 966–971. IEEE, 2017.

[85] Benjamin J Fletcher, Domenico Balsamo, and Geoff V Merrett. Power neutral performance scaling for energy harvesting mp-socs. In *Proceedings of the Conference on Design, Automation & Test in Europe*, pages 1520–1525. European Design and Automation Association, 2017.

[86] Yiqun Wang, Yongpan Liu, Cong Wang, Zewei Li, Xiao Sheng, Hyung Gyu Lee, Naehyuck Chang, and Huazhong Yang. Storage-less and converter-less photovoltaic energy harvesting with maximum power point tracking for internet of things. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 35(2):173–186, 2016.

[87] Yung-Hsiang Lu, Luca Benini, and Giovanni De Micheli. Low-power task scheduling for multiple devices. In *Hardware/Software Codesign, 2000. CODES 2000. Proceedings of the Eighth International Workshop on*, pages 39–43. IEEE, 2000.

[88] Benjamin Ransford, Jacob Sorber, and Kevin Fu. Mementos: System support for long-running computation on rfid-scale devices. In *Proceedings of the Sixteenth International Conference on Architectural Support for Programming Languages and Operating Systems*, ASPLOS XVI, pages 159–170, New York, NY, USA, 2011. ACM.

[89] N. A. Bhatti and L. Mottola. HarvOS: Efficient code instrumentation for transiently-powered embedded sensing. In *Proc. 16th IPSN*, pages 209–220, Pittsburgh, PA, USA, April 2017.

[90] Amjad Yousef Majid, Carlo Delle Donne, Kiwan Maeng, Alexei Colin, Kasim Sinan Yildirim, Brandon Lucia, and Przemysław Pawełczak. Dynamic task-based intermittent execution for energy-harvesting devices. *ACM Trans. Sen. Netw.*, 16(1), February 2020.

[91] Kiwan Maeng, Alexei Colin, and Brandon Lucia. Alpaca: Intermittent execution without checkpoints. *Proc. ACM Program. Lang.*, 1(OOPSLA), October 2017.

[92] M. Zhao, C. Fu, Z. Li, Q. Li, M. Xie, Y. Liu, J. Hu, Z. Jia, and C. J. Xue. Stack-size sensitive on-chip memory backup for self-powered nonvolatile processors. *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, 36(11):1804–1816, 2017.

[93] Y. Liu, J. Yue, H. Li, Q. Zhao, M. Zhao, C. J. Xue, G. Sun, M. Chang, and H. Yang. Data backup optimization for nonvolatile sram in energy harvesting sensor nodes. *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, 36(10):1660–1673, 2017.

[94] Kiwan Maeng and Brandon Lucia. Supporting peripherals in intermittent systems with just-in-time checkpoints. In *Proc. 40th PLDI*, pages 1101–1116, Phoenix, AZ, USA, 2019.

[95] Radovan Faltus. Low leakage current aspect of designing with tantalum and niobium oxide capacitors. Technical report, AVX, 2012.

[96] Sivert T. Sliper, Domenico Balsamo, Nikos Nikoleris, William Wang, Alex S. Weddell, and Geoff V. Merrett. Efficient state retention through paged memory management for reactive transient computing. In *Proc. 56th DAC*, pages 26:1–26:6, June 2019.

[97] Fang Su, Yongpan Liu, Xiao Sheng, Hyung Gyu Lee, Naehyuck Chang, and Huazhong Yang. A task failure rate aware dual-channel solar power system for nonvolatile sensor nodes. *ACM Trans. Embed. Comput. Syst.*, 18(4), July 2019.

[98] Neal Jackson, Joshua Adkins, and Prabal Dutta. Capacity over capacitance for reliable energy harvesting sensors. In *Proceedings of the 18th International Conference on Information Processing in Sensor Networks*, IPSN '19, pages 193–204, New York, NY, USA, 2019. ACM.

[99] Yizi Gu, Y. Liu, Y. Wang, H. Li, and H. Yang. NVPsim: A simulator for architecture explorations of nonvolatile processors. In *Proc. 21st ASP-DAC*, pages 147–152, January 2016.

[100] Sivert T Sliper, William Wang, Nikos Nikoleris, Alexander Weddell, and Geoff Merrett. Fused: closed-loop performance and energy simulation of embedded systems. In *Proc. ISPASS*, Boston, MA, USA, 2020.

[101] J. San Miguel, K. Ganesan, M. Badr, C. Xia, R. Li, H. Hsiao, and N. Enright Jerger. The EH model: Early design space exploration of intermittent processor architectures. In *Proc. 51st IEEE/ACM MICRO*, pages 600–612, Fukuoka, Japan, Oct 2018.

[102] Josiah Hester, Timothy Scott, and Jacob Sorber. Ekho: Realistic and repeatable experimentation for tiny energy-harvesting sensors. In *Proc. 12th SenSys*, page 1–15, Memphis, Tennessee, 2014.

[103] Kai Geissdoerfer, Mikołaj Chwalisz, and Marco Zimmerling. Shepherd: A portable testbed for the batteryless iot. In *Proc. 17th SenSys*, page 83–95, New York, NY, USA, 2019.

[104] A Andreas and T Stoffel. Nrel solar radiation research laboratory (srrl): Baseline measurement system (bms); golden, colorado (data). *NREL Report NO.DA-5500-56488*, 1981.

[105] M. Gorlatova, A. Wallwater, and G. Zussman. Networking low-power energy harvesting devices: Measurements and algorithms. *IEEE Trans. Mobile Comput.*, 12(9):1853–1865, September 2013.

[106] Silvano Vergura. A complete and simplified datasheet-based model of pv cells in variable environmental conditions for circuit simulation. *Energies*, 9(5), 2016.

[107] Panasonic. Amorphous silicon solar cells. `https://www.panasonic-electric-works.com/cps/rde/xbcr/pew_eu_en/ca_amorton_solar_cells_2018_en.pdf`. Last accessed: 23 June, 2019.

[108] Gautier Berthou, Pierre-Évariste Dagand, Delphine Demange, Rémi Oudin, and Tanguy Risset. Intermittent computing with peripherals, formally verified. In *The 21st ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems*, LCTES '20, page 85–96, New York, NY, USA, 2020. Association for Computing Machinery.

[109] Chen Pan, Mimi Xie, and Jingtong Hu. Maximize energy utilization for ultra-low energy harvesting powered embedded systems. In *2017 IEEE 23rd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA)*, pages 1–6, 2017.

[110] Jie Zhan, Alex S. Weddell, and Geoff V. Merrett. Adaptive energy budgeting for atomic operations in intermittently-powered systems. In *Proceedings of the 8th International Workshop on Energy Harvesting and Energy-Neutral Sensing Systems*, ENSsys '20, page 82–83, New York, NY, USA, 2020. Association for Computing Machinery.

[111] Alberto Rodriguez Arreola, Domenico Balsamo, Geoff V. Merrett, and Alex S. Weddell. Restop: Retaining external peripheral state in intermittently-powered sensor systems. *Sensors*, 18(1), 2018.

[112] Chetan Kulkarni, Gautam Biswas, Xenofon Koutsoukos, Jose Celaya, and Kai Goebel. Experimental studies of ageing in electrolytic capacitors. Technical report, VANDERBILT UNIV NASHVILLE TN DEPT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE, 2010.

[113] Vishay. *Aluminum Electrolytic Capacitors Radial Low Leakage Current*, 2016.

[114] Chih-Kai Kang, Chun-Han Lin, Pi-Cheng Hsiu, and Ming-Syan Chen. Homerun: Hw/sw co-design for program atomicity on self-powered intermittent systems. In *Proceedings of the International Symposium on Low Power Electronics and Design*, ISLPED '18, New York, NY, USA, 2018. Association for Computing Machinery.

[115] Jasper de Winkel, Carlo Delle Donne, Kasim Sinan Yildirim, Przemysław Pawełczak, and Josiah Hester. Reliable timekeeping for intermittent computing. In *Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems*, ASPLOS '20, page 53–67, New York, NY, USA, 2020. Association for Computing Machinery.

[116] Vishal Deep, Vishak Narayanan, Mathew Wymore, Daji Qiao, and Henry Duwe. Harc: A heterogeneous array of redundant persistent clocks for batteryless, intermittently-powered systems. In *2020 IEEE Real-Time Systems Symposium (RTSS)*, pages 270–282, 2020.

[117] Josiah Hester, Nicole Tobias, Amir Rahmati, Lanny Sitanayah, Daniel Holcomb, Kevin Fu, Wayne P. Burleson, and Jacob Sorber. Persistent clocks for batteryless sensing devices. *ACM Trans. Embed. Comput. Syst.*, 15(4), aug 2016.