CS2610: Computer Organization and Architecture

Name: parmar jignesh jayantibhai Roll no:112101035

Problem:
You are given two 4-bit unsigned numbers A and B in two 4-bit registers. You are required to
implement the addition of A and B in Verilog for the below mentioned scenarios:

1. You are provided with 4 full adders and two 4-bit registers R0 and R1.

Solution:

Code :

```
Module full_adder(input a,b,c_in,output sum,c_out) assign sum =a^b^c;
assign c_out=(a&b) | c_in &(a^b);
endmodule

module adder_4_bit(input[3:0]a,b, output[3:0]sum,cout) full_adder
fa1(a[0],b[0],0,sum[0],cout[0]);
full_adder fa1(a[1],b[1],cout[1],sum[1],cout[1]);
full_adder fa1(a[2],b[2],cout[2],sum[2],cout[2]);
full_adder fa1(a[3],b[3],cout[3],sum[3],cout[3]); endmodule
```

Wave diagram:



Logic diagram:



2. You are provided with only 1 full adder and two 4-bit registers R0 and R1.

Solution:

Code :

```
module adder(input [3:0],x,y,input clock,reset,output out,output reg [3;0]sum)
reg [1:0]counter;
reg [4:0]c;
always@(posedge clock)
begin
if(reset==1)
        begin
                counter<=0;
                c[0]=1'b0;
                end
else
        begin
                sum[counter]<=x[counter]^y[counter]^c[counter];
                c[counter]<=(x[counter]&y[counter])|(x[counter]^y[counter] & c[counter]);
                counter<=counter+1;
                end
        end
assign cout=c[4];
endmodule
```

Wave diagram:



Logic diagram:



Power consuption for 1st



Power consuption for 2nd



Time delay for 1st question:





Time delay for 2nd question:





Thus from the above time delay and power consumption diagrams we can conclude that second one is better than first one cause first one is consuming around 0.139 w at a time and second has less consumption 0.099 w as compared to first.