## CS2610 Computer Organization Laboratory Lab - 3

Name: Parmar Jignesh Jayantibhai

Roll no: 112101035

## **Objective:**


In this lab you will analyse the efficiency of multiplier topologies in terms of processing delay and power consumption.


### **Problem:**

You are given two 4 bit numbers A and B in two 4 bit registers. In Verilog, implement the following:


1) Implement an array multiplier that would multiply two unsigned numbers A and B. Solution::

#### Code::






#### **Power consumption::**



#### Timing delay::




# 2) Implement Booth's algorithm that would multiply two two's complement numbers A and B. Solution::


#### Code::

```
else if(z[0]-t==1)begin
                                         else begin
module booth_multi(x,y,z);
                                                                                   z[7:4]=z[7:4]+comp;
                                              z[7:4]=z[7:4]+comp;
  input [3:0]x,y;
  output reg [7:0]z;
                                               t=z[0];
                                                                                   t=z[0];
                                                n=z[7];
  reg [3:0] comp;
                                                                                   n=z[7];
                                                 z=z>>>1;
  integer t,n;
                                                                                   z=z>>>1;
                                                 z[7]=n;
  integer i=0;
                                                                                   z[7]=n;
                                             end
  always @(*) begin
                                                                                   end
  z=8'b0;
                                        end
                                                                             else if(z[0]-t==-1)begin
                                        if(i>0) begin
  z[3:0]=z[3:0]+y;
                                                                                          z[7:4]=z[7:4]+x;
                                            if(z[0]-t==0)begin
  comp=-x;
                                                                                          t=z[0];
                                               t=z[0];
  for (i=0;i<4;i=i+1) begin
                                                                                          n=z[7];
                                               n=z[7];
    if(i==0) begin
                                                                                          z=z>>>1;
    if(y[0]==0) begin
                                               z=z>>>1;
                                                                                          z[7]=n;
                                               z[7]=n;
         t=z[0];
                                                                                    end
         n=z[7];
                                    end
                                                                                 end
          z=z>>>1;
                                                                                 end
          z[7]=n;
                                                                               end
      end
                                                                             endmodule
```


## Wave diagram::



## Schematic figure::



#### Power consuptin::



#### **Timing diagram::**



#### Conclusion::-

The booth's algorithm of multiplication consumed less power as compared to the array multiplication of two 4 bit numbers A and B. Also the booth's algorithm of multiplication has total time delay lesser than the array multiplication of two 4 bit numbers A and B. hence, we can conclude booth's algorithm for multiplication is more efficient compared to the array multiplication.