

CS2610: Computer Organization and Architecture

Name: parmar jignesh jayantibhai Roll
no:112101035

Problem:

You are given two 4-bit unsigned numbers A and B in two 4-bit registers. You are required to implement the addition of A and B in Verilog for the below mentioned scenarios:

1. You are provided with 4 full adders and two 4-bit registers R0 and R1.


Solution:

Code :


```
Module full_adder(input a,b,c_in,output sum,c_out) assign sum =a^b^c;  
assign c_out=(a&b) | c_in &(a^b);  
endmodule
```

```
module adder_4_bit(input[3:0]a,b, output[3:0]sum,cout) full_adder  
fa1(a[0],b[0],0,sum[0],cout[0]);  
full_adder fa1(a[1],b[1],cout[0],sum[1],cout[1]);  
full_adder fa1(a[2],b[2],cout[1],sum[2],cout[2]);  
full_adder fa1(a[3],b[3],cout[2],sum[3],cout[3]); endmodule
```

Wave diagram:



Logic diagram:




2. You are provided with only 1 full adder and two 4-bit registers R0 and R1.

Solution:


Code :

```
module adder(input [3:0]x,y,input clock,reset,output out,output reg [3:0]sum)
reg [1:0]counter;
reg [4:0]c;
always@(posedge clock)
begin
if(reset==1)
begin
counter<=0;
c[0]=1'b0;
end
else
begin
sum[counter]<=x[counter]^y[counter]^c[counter];
c[counter]<=(x[counter]&y[counter])|(x[counter]^y[counter] & c[counter]);
counter<=counter+1;
end
end
assign cout=c[4];
endmodule
```


Wave diagram:



Logic diagram:



Power consumption for 1st



Power consumption for 2nd




Time delay for 1st question:

Design Timing Summary					
Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	NA	Worst Hold Slack (WHS):	NA	Worst Pulse Width Slack (WPWS):	NA
Total Negative Slack (TNS):	NA	Total Hold Slack (THS):	NA	Total Pulse Width Negative Slack (TPWS):	NA
Number of Failing Endpoints:	NA	Number of Failing Endpoints:	NA	Number of Failing Endpoints:	NA
Total Number of Endpoints:	NA	Total Number of Endpoints:	NA	Total Number of Endpoints:	NA
There are no user specified timing constraints.					

Settings		Multi-Corner Configuration		
Enable Multi Corner Analysis:	Yes	Corner Name	Analyze Max Paths	Analyze Min Paths
Enable Pessimism Removal:	Yes			
Pessimism Removal Resolution:	Nearest Common Node	Slow	Yes	Yes
Enable Input Delay Default Clock:	No	Fast	Yes	Yes
Enable Preset / Clear Arcs:	No			
Disable Flight Delays:	No			
Ignore I/O Paths:	No			
Timing Early Launch at Borrowing Latches:	No			
Borrow Time for Max Delay Exceptions:	Yes			
Merge Timing Exceptions:	Yes			

Check Timing (0)		Timing Check	Count	Worst Severity
		no_clock	0	
		constant_clock	0	
		pulse_width_clock	0	
		unconstrained_internal_endpoints	0	
		no_input_delay	0	
		no_output_delay	0	
		multiple_clock	0	
		generated_clocks	0	
		loops	0	
		partial_input_delay	0	
		partial_output_delay	0	
		latch_loops	0	


Time delay for 2nd question:



The screenshot shows the 'Design Timing Summary' report in a software interface. The left sidebar contains a tree view with 'Design Timing Summary' selected. The main content area displays a table with three columns: 'Setup', 'Hold', and 'Pulse Width'. Each column has four rows of data, all showing 'NA' (Not Applicable). Below the table, a message states 'There are no user specified timing constraints.'

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): NA	Worst Hold Slack (WHS): NA	Worst Pulse Width Slack (WPWS): NA
Total Negative Slack (TNS): NA	Total Hold Slack (THS): NA	Total Pulse Width Negative Slack (TPWS): NA
Number of Failing Endpoints: NA	Number of Failing Endpoints: NA	Number of Failing Endpoints: NA
Total Number of Endpoints: NA	Total Number of Endpoints: NA	Total Number of Endpoints: NA

There are no user specified timing constraints.



The screenshot shows the 'Check Timing' report in the same software interface. The left sidebar has 'Check Timing (39)' selected. The main content area displays a table with three columns: 'Timing Check', 'Count', and 'Worst Severity'. The table lists various timing checks and their corresponding counts and severity levels.

Timing Check	Count	Worst Severity
unconstrained_internal_endpoints	15	High
no_clock	10	High
no_input_delay	9	High
no_output_delay	5	High
constant_clock	0	
pulse_width_clock	0	
multiple_clock	0	
generated_clocks	0	
loops	0	
partial_input_delay	0	
partial_output_delay	0	
latch_loops	0	

Thus from the above time delay and power consumption diagrams we can conclude that second one is better than first one cause first one is consuming around 0.139 w at a time and second has less consumption 0.099 w as compared to first.