Name :parmar Jignesh Roll no: 112101035

Objective:

In this lab you will analyze the efficiency of different adder/subtractor topologies in terms of processing delay and power consumption.

Problem:

You are given two 4 bit unsigned numbers A and B in two 4 bit registers. You are required to implement the below mentioned scenarios in Verilog:


(a) Implement an adder that uses carry generate and propagate logic to add A and B.

Solution::


Code::

```
module q1(input [3:0] a,b, input c0, output [3:0] s, output c4);
wire c1,c2,c3;
wire [3:0] p,g;
xor(p[0],a[0],b[0]);
xor (p[1],a[1],b[1]);
xor (p[2],a[2],b[2]);
xor(p[3],a[3],b[3]);
and (g[0],a[0],b[0]);
and (g[1],a[1],b[1]);
and (g[2],a[2],b[2]);
and (g[3],a[3],b[3]);
assign c1 = g[0] || (p[0] \&\&c0);
assign c2 = g[1] ||(p[1] \& \& g[0])||(p[1] \& \& p[0] \& \& c0);
assign c3 = g[2] \| (p[2] \& \& g[1]) \| (p[2] \& \& p[1] \& \& g[0]) \| (p[2] \& \& p[1] \& \& p[0] \& \& c0);
xor(s[0],p[0],c0);
xor(s[1],p[1],c1);
xor (s[2],p[2],c2);
xor(s[3],p[3],c3);
assign c4=g[3]||(p[3]\&\&c3);
endmodule
```


Wave diagram




Power consumptin



Design of logic




Timing diagram





(b) Implement a subtractor that uses carry generate and propagate logic to subtract B from A.


Solution::

Code:












(c) Implement a subtractor using ripple carry adder in Lab 1 to subtract B from A


```
Solution::
```

```
Code::
module full adder(input x, input y,
                                              input ci,
                                                                                     output co);
                                                                 output s,
wire w1,w2,w3;
xor g1(w1,x,y);
xor g2(s,w1,ci);
and g3(w2,w1,ci);
and g4(w3,x,y);
or g5(co,w2,w3);
endmodule
module adder_1(input [3:0]a, input[3:0]b, input cin, output[3:0]sum, output cout, overflow);
wire [3:0]i;
assign i[0] = b[0]^cin; assign i[1] = b[1]^cin; assign i[2] = b[2]^cin; assign i[3] = b[3]^cin;
wire c0,c1,c2,c3;
full_adder fa0(a[0],i[0],cin,sum[0],c0); full_adder fa1(a[1],i[1],c0,sum[1],c1);
full_adder fa2(a[2],i[2],c1,sum[2],c2); full_adder fa3(a[3],i[3],c2,sum[3],cout);
assign overflow = cout^c2;
endmodule
```









Conclusion::

Power consumption of ripple carry adder is more than and it has less time delay comared to another one