

# 8x8 bit multiplier

## The algorithms :

One of the most Effective algorithms for Multiplication is the Russian Peasant Multiplication algorithm .

The problem: Compute the product of two 8 bit positive integers

Can be solved by this algorithm based on the following formulas:

### For even values of n:

$$n * m = n/2 * 2m$$

### For odd values of n:

$$\text{if } n > 1 \rightarrow n * m = (n - 1)/2 * 2m + m$$

$$\text{if } n = 1 \rightarrow n * m = m$$

Compute :

$$20 * 26$$

**n   m**

$$20 \quad 26$$

$$10 \quad 52$$

$$5 \quad 104 \quad 104$$

$$2 \quad 208 \quad +$$

$$1 \quad 416 = 416$$

$$= \mathbf{520}$$

Note: Method reduces to adding m's values corresponding to odd n's.

A single left shift multiplies a binary number by 2:

$$0010 \ll 1 \rightarrow 0100$$

0010 is 2

0100 is 4

a single right shift divides a number by 2, throwing out any remainders :


$$0101 \gg 1 \rightarrow 0010$$


0101 is 5

0010 is 2

# ASM Chart

X[8] = 8 bit number  
Y0 [8] = 8 bit number  
  
Y[16] <= Y0 [8]  
  
R[16] (result 16 bit )  
  
Z flag = 1 if x=00000001  
          else z=0






$DT0 = T0.S' + T3$   
 $DT1 = T0.S + T2.Z'$   
 $DT2 = T1$   
 $DT3 = T2.Z$


### Control Signals

$Load = T0.S$   
 $Add = T1.x[0] + T3$   
 $Shift\_R = T2$   
 $Shift\_L = T2$

# Control logic



# Control logic & Data bath



Brought to you by



## Languages &amp; Libraries

## Testbench + Design

SystemVerilog/Verilog ▾

## UVM / OVM ⓘ

None ▾

## Other Libraries ⓘ

None  
OVL 2.8.1  
SVUnit 2.11☐ Enable TL-Verilog ⓘ☐ Enable Easier UVM ⓘ☐ Enable VUnit ⓘ

## Tools &amp; Simulators ⓘ

Cadence Xcelium 20.09 ▾

## Compile Options

-timescale 1ns/1ns -sysv

## Run Options

-access +rw

☐ Use run.do Tcl file☐ Use run.bash shell script☐ Open EPWave after run if not☐ downloading files after run

## Examples

## Community

Collaborate

Forum

testben

design.sv



rilog

nch

```
1 // Code your design here
2 // Code your design here
3
4
5 module Binary_8_bit_Multiplier (output reg [15:0] R0 ,input  reg s, reg [7:0] x, reg [7:0] y0 , reg clk);
6
7     reg [7:0] x1;
8     reg [15:0] y1=y0;
9     reg [15:0] R1 ;
10
11
12     reg [15:0] y = 16'b0000000000000000;
13     reg [15:0] R = 16'b0000000000000000;
14
15     reg load;
16     reg add;
17     reg shift_r;
18     reg shift_l;
19
20     always @ ( posedge load )
21     begin
22         y=y0;
23         R0=R;
24     end
25
26     always @ ( posedge clk )
27     begin
28         control_logic c1 (load,add,shift_r,shift_l, s, x,clk);
29     end
30
31
32     always @ ( posedge shift_l )
33     begin
34         Left_16_bit_Shift_Register c2 ( y1, y, shift_l);
35         y=y1;
36     end
37
38
39     always @ ( posedge shift_r )
40     begin
41         Right_8_bit_Shift_Register c3 ( x1, x, shift_r);
42         x=x1;
43     end
44
45
46
```

Windows تنصيب

Windows الإعدادات لتنشيط

Log

Share

Brought to you by



## Languages &amp; Libraries

## Testbench + Design

SystemVerilog/Verilog ▾

## UVM / OVM ⓘ

None ▾

## Other Libraries ⓘ

None  
OVL 2.8.1  
SVUnit 2.11☐ Enable TL-Verilog ⓘ☐ Enable Easier UVM ⓘ☐ Enable VUnit ⓘ

## Tools &amp; Simulators ⓘ

Cadence Xcelium 20.09 ▾

## Compile Options

-timescale 1ns/1ns -sysv

## Run Options

-access +rw

☐ Use run.do Tcl file☐ Use run.bash shell script☐ Open EPWave after run if not☐ downloading files after run

## Examples

## Community

Collaborate

Forum

testben

design.sv



rilog

nch

```
46
47
48
49  always @ ( posedge add )
50  begin
51    binary_16_bit_adder c4 (R1,R,y);
52    R=R1;
53  end
54
55 endmodule
56
57
58
59
60
61
62
63 module Right_8_bit_Shift_Register ( output reg [7: 0] x_out, input  reg [7: 0] x_in, reg CLK);
64
65   reg m = 1'b0;
66
67   always @ ( posedge CLK )
68     x_out <= { m , x_in[7 : 1]}; //right Shift
69
70 endmodule
71
72
73
74 module Left_16_bit_Shift_Register ( output reg [15: 0] y_out, input reg [15: 0] y_in, reg CLK);
75   reg l= 1'b0;
76   always @ ( posedge CLK )
77     y_out <= {y_in[14: 0], 1 }; // left Shift
78
79 endmodule
80
81
82
83
84
85 module binary_16_bit_adder (R_out,R_in,y_in);
86   output [15: 0] R_out;
87   input [15: 0] R_in, y_in;
88   assign R_out= R_in + y_in ;
89 endmodule
90
91
92
```

Windows تنصيب

Windows الإعدادات لتنشيط

Log

Share



Brought to you by



## Languages &amp; Libraries

## Testbench + Design

SystemVerilog/Verilog ▾

## UVM / OVM ⓘ

None ▾

## Other Libraries ⓘ

None

OVL 2.8.1

SVUnit 2.11

☐ Enable TL-Verilog ⓘ☐ Enable Easier UVM ⓘ☐ Enable VUnit ⓘ

## Tools &amp; Simulators ⓘ

Cadence Xcelium 20.09 ▾

## Compile Options

-timescale 1ns/1ns -sysv

## Run Options

-access +rw

☐ Use run.do Tcl file☐ Use run.bash shell script☐ Open EPWave after run if not☐ downloading files after run

## Examples

## Community

Collaborate

Forum

testben

design.sv



rilog

nch

```
96
97
98
99 module DFF (Q, D, Clk);
100 output reg Q;
101 input reg D;
102 input reg Clk;
103 always @ (posedge Clk)
104 Q <= D;
105 endmodule
106
107
108 module control_logic (output reg load,output reg add,output reg shift_r,output reg shift_l,input reg s, reg [7:0] x, reg clk);
109
110 reg z,t0input,t1input,t2input,t3input;
111
112 reg t0output;
113 reg t1output;
114 reg t2output;
115 reg t3output;
116
117
118
119 assign z=(!(x[7]||x[6]||x[5]||x[4]||x[3]||x[2]||x[1])) && x[0];
120
121 assign t0input=(t0output &&(!s)) ||t3output;
122 assign t1input=(t0output && s) ||(t2output && (!z));
123 assign t2input=t1output;
124 assign t3input=t2output && z;
125
126
127 DFF dt0(t0output,t0input,clk);
128 DFF dt1(t1output,t1input,clk);
129 DFF dt2(t2output,t2input,clk);
130 DFF dt3(t3output,t3input,clk);
131
132
133 assign load=t0output&&s;
134 assign add=(t1output&&x[0])||t3output;
135 assign shift_r=t2output;
136 assign shift_l=t2output;
137
138 endmodule
139
140 // jiha&Mohammad&ahmad
141
```

Log

Share



Brought to you by



## ▼ Languages &amp; Libraries

## Testbench + Design

SystemVerilog/Verilog ▾

## UVM / OVM ⓘ

None ▾

## Other Libraries ⓘ

None  
OVL 2.8.1  
SVUnit 2.11☐ Enable TL-Verilog ⓘ☐ Enable Easier UVM ⓘ☐ Enable VUnit ⓘ

## ▼ Tools &amp; Simulators ⓘ

Synopsys VCS 2020.03 ▾

## Compile Options

-timescale=1ns/1ns +vcs+flush

## Run Options

Run Options

☐ Use run.do Tcl file☐ Use run.bash shell script☐ Open EPWave after run if not☐ downloading files after run

## ▼ Examples

using EDA Playground

VHDL

Verilog/SystemVerilog

UVM

EasierUVM

testbench.sv



```
1 // Code your testbench here
2 // or browse Examples
3
4 module t_8_bit_Multiplier;
5   reg [7:0] x;
6   reg [7:0] y;
7   reg [15:0] R;
8   reg clk = 1'b0;
9   reg s = 1'b0;
10
11   Binary_8_bit_Multiplier m1 ( R ,s,x,y,clk);
12
13
14   initial
15   forever #1 clk = ~clk;
16
17
18   initial
19   #5000 $finish ;
20
21
22   initial
23   begin
24     x=8'b10110100; y=8'b00111101; s=1'b0;R=16'b0000000000000000;
25     #500 $display("x=%b,y=%b,R=%b,s=%b \n",x,y,R,s);
26
27     #50 s=1'b1;
28     #500 $display("x=%b,y=%b,R=%b,s=%b \n",x,y,R,s);
29
30     #50 x=8'b11110111; y=8'b11101011;
31     #500 $display("x=%b,y=%b,R=%b,s=%b \n",x,y,R,s);
32
33     #50 x=8'b11111111; y=8'b11111111;
34     #500 $display("x=%b,y=%b,R=%b,s=%b \n",x,y,R,s);
35
36   end
37
38
39 endmodule
```

SV/Verilog Testbench

Windows تنشيط

انتقل إلى الإعدادات لتنشيط Windows