mux2_1

Corso di ASE anno 18/19

Realizzato dal Gruppo 14

Contents

1 Class Index **1**

1.1 Class List 1

2 File Index **3**

2.1 File List 3

3 Class Documentation **5**

3.1 mux2_1 Entity Reference 5

3.1.1 Detailed Description 5

3.2 mux2_1_testbench Entity Reference 6

4 File Documentation **7**

4.1 mux2_1.vhd File Reference 7

4.1.1 Detailed Description 7

Index **9**

Chapter 1

Class Index

1.1 Class List

Here are the classes, structs, unions and interfaces with brief descriptions:

entity mux2_1 5
entity mux2_1_testbench 6

Chapter 2

File Index

2.1 File List

Here is a list of all documented files with brief descriptions:

mux2_1.vhd
Mux2_1 describes a multiplex with 2 ingress and 1 output 7

Chapter 3

Class Documentation

3.1 mux2_1 Entity Reference

Libraries

- IEEE

  Use standard library.

Use Clauses

- STD_LOGIC_1164

  Use logic elements.

Ports

- SEL **in STD_LOGIC**

  Mux select input.
- A **in STD_LOGIC**

  Mux first input.
- B **in STD_LOGIC**

  Mux second input.
- X **out STD_LOGIC**

  Mux output.

3.1.1 Detailed Description

When SEL is low the output is the value of signal on input A, otherwise if select is high the output is the value of signal B

The documentation for this class was generated from the following file:

- mux2_1.vhd

3.2 mux2_1_testbench Entity Reference

Libraries

- IEEE

Use Clauses

- STD_LOGIC_1164

The documentation for this class was generated from the following file:

- mux2_1_testbench.vhd

Chapter 4

File Documentation

4.1 mux2_1.vhd File Reference

mux2_1 describes a multiplex with 2 ingress and 1 output

Entities

- mux2_1 entity

4.1.1 Detailed Description

mux2_1 describes a multiplex with 2 ingress and 1 output

Author

Gabriele Previtera

Date

15/10/2018

Version

0.1

Index

mux2_1, 5
mux2_1.vhd, 7
mux2_1_testbench, 6