# carry\_select

Corso di ASE anno 18/19

Gruppo 14 PREVITERA GABRIELE PENNONE MIRKO PENNA SIMONE

# **Contents**

1	Clas	ss Index										1				
	1.1	Class L	ist									 		 		1
2	File	Index														3
	2.1	File Lis	t									 				3
3	Clas	s Docur	nentation													5
	3.1	carry_s	elect_adder	Entity Refe	erence .							 		 		5
	3.2	carry_s	elect_block	Entity Refe	rence .							 				6
		3.2.1	Detailed De	escription								 				6
	3.3	carry_s	elect_timing	Entity Refe	erence .							 		 		6
		3.3.1	Detailed De	escription								 		 		7
		3.3.2	Member Da	ata Docume	ntation .							 		 		7
			3.3.2.1 I	EEE								 		 		7
			3.3.2.2	STD_LOGIC	C_1164 .							 		 		7
	3.4	d_edge	Entity Refe	rence								 		 		7
		3.4.1	Member Da	ata Docume	ntation .							 				8
			3.4.1.1 id	eee								 		 		8
			3.4.1.2 s	td_logic_11	64							 				8
	3.5	full_add	der Entity Re	eference .								 		 		8
		3.5.1	Detailed De	escription								 		 		9
		3.5.2	Member Da	ata Docume	ntation .							 				9
			3.5.2.1 I	EEE								 		 		9
			3.5.2.2	STD LOGIC	1164							 				9

ii CONTENTS

		3.6.1	Detailed	Description		 	 	 	 	 	 	10
		3.6.2		Data Docume								10
			3.6.2.1	IEEE		 	 	 	 	 	 	10
			3.6.2.2	STD_LOGI	C_1164 .	 	 	 	 	 	 	10
	3.7	rippleC	Carry_adde	er Entity Refe	rence	 	 	 	 	 	 	11
		3.7.1	Detailed	Description		 	 	 	 	 	 	11
		3.7.2	Member	Data Docume	entation .	 	 	 	 	 	 	11
			3.7.2.1	c_in		 	 	 	 	 	 	11
			3.7.2.2	c_out		 	 	 	 	 	 	11
			3.7.2.3	S		 	 	 	 	 	 	12
			3.7.2.4	STD_LOGIC	C_1164 .	 	 	 	 	 	 	12
			3.7.2.5	width		 	 	 	 	 	 	12
			3.7.2.6	Υ		 	 	 	 	 	 	12
4	File	Docum	entation									13
	4.1	carryS	elect_adde	er.vhd File Re	eference	 	 	 	 	 	 	13
		4.1.1	Detailed	Description		 	 	 	 	 	 	13
	4.2	carryS	elect_cell.v	vhd File Refe	rence	 	 	 	 	 	 	13
		4.2.1	Detailed	Description		 	 	 	 	 	 	14
Inc	dex											15

# **Class Index**

# 1.1 Class List

Here are the classes, structs, unions and interfaces with brief descriptions:

entity	carry_select_adder	5
entity	carry_select_block	6
entity	carry_select_timing	
	Uncomment the following library declaration if instantiating any XilinX primitives in this code	6
entity	d_edge	7
entity	full_adder	8
entity	mux2_1	
	Definisco il componente e la sua interfaccia	9
entity	rippleCarry adder	1

2 Class Index

# File Index

# 2.1 File List

Here is a list of all documented files with brief descriptions:

carrySelect_adder.vhd	
Sommatore Carry Select	 13
carrySelect_cell.vhd	
Singolo blocco di un sommatore carry Select	 13

File Index

# **Class Documentation**

3.1 carry\_select\_adder Entity Reference

### Libraries

IEEE

### **Use Clauses**

• STD\_LOGIC\_1164

### Generics

```
    M NATURAL:= 8
        parallelismo dei ripplecarry adder nei blocchi

    P NATURAL:= 8
        numero di blocchi del carry select
```

### **Ports**

```
    A in STD_LOGIC_VECTOR(((M *P)-1)downto 0)
        input addendo
    B in STD_LOGIC_VECTOR(((M *P)-1)downto 0)
        input addendo
    c_in in STD_LOGIC
        input carry in ingresso
    S out STD_LOGIC_VECTOR(((M *P)-1)downto 0)
        output somma
    c_out out STD_LOGIC
        output carry in uscita
```

The documentation for this class was generated from the following file:

carrySelect\_adder.vhd

### 3.2 carry\_select\_block Entity Reference

### **Use Clauses**

• STD\_LOGIC\_1164

### Generics

• width NATURAL:= 4

### **Ports**

```
    A in STD_LOGIC_VECTOR((width- 1 )downto 0 )
    B in STD_LOGIC_VECTOR((width- 1 )downto 0 )
```

- c\_in in STD\_LOGIC
- S out STD\_LOGIC\_VECTOR((width- 1 )downto 0 )
- · c out out STD LOGIC

### 3.2.1 Detailed Description

blocco carry select è formato da due RCA e due multiplexer 2-1. I due addizionatori si occuperanno di sommare le due stringhe in ingresso A e B (di lunghezza generica width) con c\_in pari, rispettivamente, a 0 e 1. In base al valore c\_in effettivo in ingresso al blocco, i due multiplexer sceglieranno quali dei due valori S e c\_out, calcolati dai due RCA, riportare in uscita.

The documentation for this class was generated from the following file:

· carrySelect\_cell.vhd

### 3.3 carry\_select\_timing Entity Reference

Uncomment the following library declaration if instantiating any XilinX primitives in this code.

### Libraries

IEEE

### **Use Clauses**

• STD\_LOGIC\_1164

### Generics

• M NATURAL:= 8

parallelismo dei ripplecarry adder nei blocchi

• P NATURAL:= 8

### **Ports**

```
    clock in STD_LOGIC
    A in STD_LOGIC_VECTOR((M *P)- 1 downto 0)
    B in STD_LOGIC_VECTOR((M *P)- 1 downto 0)
```

• c\_in in STD\_LOGIC

• S out STD\_LOGIC\_VECTOR((M \*P)- 1 downto 0)

• c\_out out STD\_LOGIC

### 3.3.1 Detailed Description

Uncomment the following library declaration if instantiating any XilinX primitives in this code.

Uncomment the following library declaration if using arithmetic functions with Signed or Unsigned values

### 3.3.2 Member Data Documentation

### 3.3.2.1 IEEE

```
IEEE [Library]
```

Company: Engineer:

Create Date: 12:07:17 02/16/2019 Design Name: Module Name: carry\_select\_timing - Behavioral Project Name: Target Devices: Tool versions: Description:

### 3.3.2.2 STD\_LOGIC\_1164

```
STD_LOGIC_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

· carry select timing.vhd

### 3.4 d\_edge Entity Reference

### Libraries

• ieee

### **Use Clauses**

```
• std_logic_1164
```

all

### Generics

• width natural:= 8

### **Ports**

```
· clock in STD_LOGIC
```

- D in STD\_LOGIC\_VECTOR(width- 1 downto 0)
- Q out STD\_LOGIC\_VECTOR(width- 1 downto 0)

### 3.4.1 Member Data Documentation

```
3.4.1.1 ieee
```

```
ieee [Library]
```

FEDERICO II, CORSO DI ASE 18/19, Gruppo 14 -

```
3.4.1.2 std_logic_1164
```

```
std_logic_1164 [Package]
```

last changes: <14/11/2018><13/11/2018><log> create

The documentation for this class was generated from the following file:

• d\_edge\_behav.vhd

### 3.5 full\_adder Entity Reference

### Libraries

• IEEE

### **Use Clauses**

• STD\_LOGIC\_1164

### **Ports**

x in STD\_LOGIC

full\_adder input : addendo

y in STD\_LOGIC

full\_adder input : addendo

• c\_in in STD\_LOGIC

full\_adder input : carry in ingresso

s out STD\_LOGIC

full\_adder output : sommac\_out out STD\_LOGIC

full\_adder output : carry

### 3.5.1 Detailed Description

Descrizione Somma i 3 bit in ingresso (2 addendi e 1 carry in ingresso). In uscita abbiamo il risultato della somma sul bit S e il riporto sul bit C.

### 3.5.2 Member Data Documentation

### 3.5.2.1 IEEE

```
IEEE [Library]
```

FEDERICO II, CORSO DI ASE 18/19, Gruppo 14 -

### 3.5.2.2 STD\_LOGIC\_1164

```
STD_LOGIC_1164 [Package]
```

last changes: <11/11/2018><15/10/2018><log> Aggiunta doc doxygen

The documentation for this class was generated from the following file:

· full adder.vhd

### 3.6 mux2\_1 Entity Reference

definisco il componente e la sua interfaccia

### Libraries

IEEE

### **Use Clauses**

• STD\_LOGIC\_1164

### Generics

width natural:= 1
 parallelismo dell' I/O del multiplexer

### **Ports**

```
    SEL in STD_LOGIC
        mux2_1 input: selezione
    A in STD_LOGIC_VECTOR((width - 1 )downto 0 )
        mux2_1 input: A
    B in STD_LOGIC_VECTOR((width - 1 )downto 0 )
        mux2_1 input: B
    X out STD_LOGIC_VECTOR((width - 1 )downto 0 )
        mux2_1 output: X
```

### 3.6.1 Detailed Description

definisco il componente e la sua interfaccia

Descrizione Quando l'ingresso SEL è basso, l'uscita assume il valore del segnale A, altrimenti quando il segnale SEL è alto l'uscita assume il valore del segnale B.

### 3.6.2 Member Data Documentation

```
3.6.2.1 IEEE

IEEE [Library]

FEDERICO II, CORSO DI ASE 18/19, Gruppo 14 –

3.6.2.2 STD_LOGIC_1164

STD_LOGIC_1164 [Package]

last changes: <14/11/2018> <13/11/2018> <log> create
```

The documentation for this class was generated from the following file:

mux2\_1.vhd

### 3.7 rippleCarry\_adder Entity Reference

### Libraries

IEEE

architecture dataflow of mux2\_1 end

### **Use Clauses**

• STD\_LOGIC\_1164

### Generics

• width NATURAL:= 8

### **Ports**

- X in STD\_LOGIC\_VECTOR(width 1 downto 0)
- Y in STD\_LOGIC\_VECTOR(width 1 downto 0)
- c\_in in STD\_LOGIC
- S out STD\_LOGIC\_VECTOR(width 1 downto 0)
- c\_out out STD\_LOGIC

rippleCarry\_adder output: carry

### 3.7.1 Detailed Description

Descrizione Somma le 2 stringe di bit in ingresso (2 addendi) e 1 bit (carry in ingresso). Caratterizzato da una serie di full\_adder in cascata che propagano il riporto.

In uscita abbiamo il risultato della somma sul bit S e il riporto sul bit C.

### 3.7.2 Member Data Documentation

```
3.7.2.1 c_in

c_in in STD_LOGIC [Port]

rippleCarry_adder input: addendo

3.7.2.2 c_out

c_out out STD_LOGIC [Port]

rippleCarry_adder output: carry

rippleCarry_adder output: somma
```

```
3.7.2.3 S

S out STD_LOGIC_VECTOR(width - 1 downto 0 ) [Port]

rippleCarry_adder input: carry in ingresso

3.7.2.4 STD_LOGIC_1164

STD_LOGIC_1164 [Package]

last changes: <11/11/2018> <15/10/2018> <log> Aggiunta doc doxygen

3.7.2.5 width

width NATURAL:= 8 [Generic]

usato per definire il parallelismo del rippleCarry_adder

3.7.2.6 Y

Y in STD_LOGIC_VECTOR(width - 1 downto 0 ) [Port]

rippleCarry_adder input: addendo
```

The documentation for this class was generated from the following file:

· rippleCarry\_adder.vhd

# **File Documentation**

# 4.1 carrySelect\_adder.vhd File Reference Sommatore Carry Select. Entities carry\_select\_adder entity 4.1.1 Detailed Description Sommatore Carry Select. Author Gabriele Previtera, Mirko Pennone, Simone Penna Date 04/03/2019 Version 0.2

# 4.2 carrySelect\_cell.vhd File Reference

Singolo blocco di un sommatore carry Select.

**Dependencies:** Nothings

14 File Documentation

### **Entities**

carry\_select\_block entity

### 4.2.1 Detailed Description

Singolo blocco di un sommatore carry Select.

Author

Gabriele Previtera, Mirko Pennone, Simone Penna

Date

04/03/2019

Version

0.2

### Dependencies:

Nothings

# Index

```
Υ
c_in
    rippleCarry_adder, 11
                                                           rippleCarry_adder, 12
c_out
    rippleCarry_adder, 11
carry_select_adder, 5
carry_select_block, 6
carry_select_timing, 6
    IEEE, 7
    STD_LOGIC_1164, 7
carrySelect adder.vhd, 13
carrySelect_cell.vhd, 13
d edge, 7
    ieee, 8
    std_logic_1164, 8
full_adder, 8
    IEEE, 9
    STD_LOGIC_1164, 9
IEEE
    carry_select_timing, 7
    full_adder, 9
    mux2_1, 10
ieee
    d_edge, 8
mux2 1, 9
    IEEE, 10
    STD_LOGIC_1164, 10
rippleCarry_adder, 11
    c_in, 11
    c_out, 11
    S, 11
    STD_LOGIC_1164, 12
    width, 12
    Y, 12
S
    rippleCarry_adder, 11
STD_LOGIC_1164
    carry_select_timing, 7
    full_adder, 9
    mux2 1, 10
    rippleCarry_adder, 12
std_logic_1164
    d_edge, 8
width
    rippleCarry_adder, 12
```