
### Chapter 7 VHDL Signal Model Prepared by: Nadereh Hatami VHDL: Modular Design and Syntems Copyright2. Nawabi. 20007

July 2007


7.3.3 Delta Delay

7.3.4 Sequential Placement of Transacti




### 7.1 Characterizing Hardware Languages 7.1.1 Timing and Concurrency of Operations 7.2 Signal Assignments 7.2.1 Inertial Delay Mechanism 7.2.2 Transport Delay Mechanism 7.2.3 Comparing Inertial and Transport 7.3 Concurrent and Sequential Assignments 7.3.1 Concurrent Assignments 7.3.2 Events and Transactions

## 7.4 Multiple Concurrent Drivers 7.4.1 Resolving between Multiple Driving Values 7.4.2 Resolutions with Guarded Assignments 7.4.3 Resolving INOUT Signals 7.4.4 Standard Resolution 7.5 Summary VHDL: Medular Design and Synthesis of Course and Synt





VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi, 2007





Last Update: Mar 19th, 2012


# Concurrent Modeling ENTITY MUM IS PORT (a, b, s: IN BIT; w: OUT BIT); END ENTITY; --ARCHITECTURE concurrent of MUM IS SIGNAL i, j, k: BIT; BEGIN i <= NOT s AFTER 4 NS; j <= a AND i AFTER 5 NS; k <= b AND s AFTER 5 NS; w <= j OR k AFTER 3 NS; END ARCHITECTURE concurrent; \* Modeling a Multiplexer with Concurrent Statements VHOL-Modeler Design and Symbolism of Cores and Systems Copyright Z. Navabl, 2007 7

































# Delta Delay ENTITY timing I8 PORT (a, b : IN BIT; z, zbar : BUFFER BIT); END ENTITY; --ARCHITECTURE delta of timing IS BEGIN z\_bar <= NOT z; z <= a AND b AFTER 10 NS; END delta; - Demonstrating Need for Delta Delay VHD: Modular Design and Synthesis of Cores and Systems Copyright 2. Navab. 2007 19

## Sequential Wait Statements ENTITY mux IS PORT (a, b, s: IN BIT; w: OUT BIT); END ENTITY; ARCHITECTURE concurrent of mux IS SIGNAL i, j, k: BIT; BEGIN i <= NOT s; j <= a AND i; k <= b AND i; k <= b AND s; w <= j OR k AFTER 36 NS; END ARCHITECTURE concurrent; VHDL Description for Demonstrating the Delta Delay VHDL Modular Design and Symbosis of Cores and Systems Copyright 2 Newsley 2007 20













# Delta Delay ARCHITECTURE forever OF oscillating IS SIGNAL x: BIT := '0'; SIGNAL y: BIT := '1'; BEGIN x <= y; y <= NOT x; END forever; Oscillation in Zero Real Time. (b) VHDL Representation; WHDL: Mordate Design and Synthesis of Cores and Systems Copyright Z. Navabi. 2007 25





# Sequential Placement of Transactions ARCHITECTURE sequential OF sequential\_placement IS BEGIN PROCESS x <= v1 AFTER t1; x <= v2 AFTER t2; WAIT; END PROCESS; END sequential; Sequential Placement of Transactions in a Sequential Body of VHDL VHDL: Modular Design and Synthesis of Cores and Systems Copyright C. News, 2007 July 2007 27

































































### Resolving between Multiple Driving Values ENTITY multiplexer IS PORT (a, b, s: IN v41; w: OUT v41); END ENTITY; ==

```
ENTITY multiplexer IS
PORT (a, b, s: IN v41; w: OUT v41);
END ENTITY;
=-
-- Does not compile
ARCHITECTURE wired OF multiplexer IS
SIGNAL y: wiring v41;
BEGIN
T1: y <= a WHEN s='0' ELSE 'Z';
T2: y <= b WHEN s='1' ELSE 'Z';
w <= y;
END ARCHITECTURE wired;
```

Multiplexer Circuit, Two Concurrent Assignments (Does Not Compile)

VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navals, 2007

### Resolving a Pair of Values

• Resolving Every Pair of Values of v4/Type

VHDL: Modular Design and Synthesis of Cores and Systems 2007 Copyright Z. Navabi, 2007

### **Resolving Multiple Driving Values**

```
FUNCTION wiring ( drivers : v41_vector) RETURN v41 IS
    VARIABLE accumulate : v41 := 'Z';
BEGIN
    FOR i IN drivers'RANGE LOOP
    accumulate := wire (accumulate, drivers(i));
END LOOP;
    RETURN accumulate;
END wiring;
```

Wiring Resolution Function, an Array Version of Wire

 VHDL: Modular Design and

 Synthesis of Cores and Systems

 July 2007
 Copyright Z. Navabi, 2007
 53

### Applying a Resolution Function

```
ARCHITECTURE wired OF multiplexer IS

SIGNAL y : wiring v41;

BEGIN

T1: y <= a WHEN s='0' ELSE 'Z';

T2: y <= b WHEN s='1' ELSE 'Z';

w <= y;

END ARCHITECTURE wired;
```

Working Architecture for Multiplexer

VHDL: Modular Design and Synthesis of Cores and Systems Copyright 2. Navabi, 2007 54

## Resolution Package FUNCTION wiring ( drivers : v41\_vector) RETURN v41; SUBTYPE wired\_v41 IS wiring v41; TYPE wired\_v41 vector IS ARRAY (NATURAL RANGE <>) OF wired\_v41; • Resolution Related Declarations VHDL: Modular Design and Symbols and Symb

```
A Resolution Package


PACKAGE VerilogLogic 13
FUNCTION oring ( drivers : v4l_vector) RETURN v4l;
SUBTYPE ored_v4l IS oring v4l;
TYPE ored_v4l_vector IS
ARRAY(NATURAL RANGE<>) OF ored_v4l;
END PACKAGE VerilogLogic IS
FUNCTION oring ( drivers : v4l_vector) RETURN v4l IS
VARIABLE accumulate : v4l := '0';
BEGIN
FOR i IN drivere'RANGE LOOP
accumulate := accumulate OR drivers(i);
END LOOP;
RETURN accumulate;
END oring;
...
END PACKAGE BODY VerilogLogic;


Package Description for Oring Resolution Function


VHDL: Modular Design and
Synthesis of Cores and Systems
Copyright Z.Naval, 2007


July 2007


57
```























### Resolving INOUT Signals ENTITY one(a: IN v41; x: INOUT v41)... ENTITY two(b: IN v41; y: INOUT v41)... ENTITY two(b: IN v41; y: INOUT v41)... ENTITY three IS END three; ARCHITECTURE connecting Of three IS SIGNAL w: oring v41; BEGIN cl: ENTITY WORK.one PORT MAP(a, w); c2: ENTITY WORK.two PORT MAP(b, w); END connecting; (a) • Connecting INOUT Ports Require Resolved Signals. (a) VHDL Code; (b) Graphical Notation

### Summary

What we covered in this chapter were

- discuss sequential and concurrent assignments of values to signals
- took a limited look of a single driver and only discussed how sequential transactions affect a signal driver
- showed how multiple driving values interact for resolving a value for a signal with multiple concurrent drivers
- topics of sequential placement of transactions and resolution functions

VHDL: Modular Design and Synthesis of Cores and System: 2007 Copyright Z. Navabi, 2007

Navahi 2007