## carry\_look\_ahead\_adder

Corso di ASE anno 18/19

Gruppo 14
PREVITERA GABRIELE
PENNONE MIRKO
PENNA SIMONE

# **Contents**

Index

1	Clas	s Index										1
	1.1	Class	_ist				 	 	 	 	 	1
2	Clas	s Docu	mentation									3
	2.1	carry_	ook_ahead_a	dder Entity Refer	ence		 	 	 	 	 	3
		2.1.1	Member Data	a Documentation			 	 	 	 	 	3
			2.1.1.1 IE	EE			 	 	 	 	 	4
			2.1.1.2 ST	D_LOGIC_1164			 	 	 	 	 	4
	2.2	carry_	ook_ahead_a	dder_timing Entity	y Referenc	e	 	 	 	 	 	4
		2.2.1	Detailed Des	cription			 	 	 	 	 	4
		2.2.2	Member Data	a Documentation			 	 	 	 	 	5
			2.2.2.1 IE	EE			 	 	 	 	 	5
			2.2.2.2 ST	D_LOGIC_1164			 	 	 	 	 	5
	2.3	d_edg	e Entity Refere	ence			 	 	 	 	 	5
		2.3.1	Member Data	a Documentation			 	 	 	 	 	6
			2.3.1.1 iee	e			 	 	 	 	 	6
			2.3.1.2 std	d_logic_1164			 	 	 	 	 	6
	2.4	full_ad	der Entity Refe	erence			 	 	 	 	 	6
		2.4.1	Detailed Des	cription			 	 	 	 	 	7
		2.4.2	Member Data	a Documentation			 	 	 	 	 	7
			2.4.2.1 IE	EE			 	 	 	 	 	7
			2.4.2.2 ST	D_LOGIC_1164			 	 	 	 	 	7
	2.5	propag	ation_generat	ion_calculator Er	ntity Refere	ence .	 	 	 	 	 	7
		2.5.1	Member Data	a Documentation			 	 	 	 	 	8
			2.5.1.1 ST	D_LOGIC_1164			 	 	 	 	 	8

9

# **Chapter 1**

# **Class Index**

## 1.1 Class List

Here are the classes, structs, unions and interfaces with brief descriptions:

entity carry_look_ahead_adder	
entity carry_look_ahead_adder_timing	
Uncomment the following library declaration if instantiating any Xilinx primitives in this code	
entity d_edge	
entity full_adder	
entity propagation_generation_calculator	

2 Class Index

## **Chapter 2**

## **Class Documentation**

2.1 carry\_look\_ahead\_adder Entity Reference

### Libraries

• IEEE

#### **Use Clauses**

• STD\_LOGIC\_1164

#### Generics

• width NATURAL:= 8

### **Ports**

```
• c_in in STD_LOGIC
```

carry\_look\_ahead\_adder input : carry ingresso

X in STD\_LOGIC\_VECTOR(width- 1 downto 0)

carry\_look\_ahead\_adder inputs : primo addendo

• Y in STD\_LOGIC\_VECTOR(width- 1 downto 0)

carry\_look\_ahead\_adder inputs : secondo addendo

c\_out out STD\_LOGIC

carry\_look\_ahead\_adder output : carry uscita

• S out STD\_LOGIC\_VECTOR(width- 1 downto 0)

carry\_look\_ahead\_adder outputs : somma

#### 2.1.1 Member Data Documentation

4 Class Documentation

#### 2.1.1.1 IEEE

```
IEEE [Library]
```

FEDERICO II, CORSO DI ASE 18/19, Gruppo 14 -

## 2.1.1.2 STD\_LOGIC\_1164

```
STD_LOGIC_1164 [Package]
```

last changes: <11/11/2018><15/10/2018><log> Aggiunta doc doxygen

The documentation for this class was generated from the following file:

· carry\_look\_ahead\_adder.vhd

## 2.2 carry\_look\_ahead\_adder\_timing Entity Reference

Uncomment the following library declaration if instantiating any Xilinx primitives in this code.

#### Libraries

• IEEE

### **Use Clauses**

• STD\_LOGIC\_1164

### Generics

• width natural:= 16

#### **Ports**

- clock in STD\_LOGIC
- X in STD\_LOGIC\_VECTOR(width- 1 downto 0)
- Y in STD\_LOGIC\_VECTOR(width- 1 downto 0)
- c\_in in STD\_LOGIC
- S out STD\_LOGIC\_VECTOR(width- 1 downto 0)
- · c out out STD\_LOGIC

## 2.2.1 Detailed Description

Uncomment the following library declaration if instantiating any Xilinx primitives in this code.

Uncomment the following library declaration if using arithmetic functions with Signed or Unsigned values

### 2.2.2 Member Data Documentation

#### 2.2.2.1 IEEE

```
IEEE [Library]
```

Company: Engineer:

Create Date: 14:00:52 02/16/2019 Design Name: Module Name: carry\_look\_ahead\_adder\_timing - Behavioral Project Name: Target Devices: Tool versions: Description:

## 2.2.2.2 STD\_LOGIC\_1164

```
STD_LOGIC_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

• carry\_look\_ahead\_adder\_timing.vhd

## 2.3 d\_edge Entity Reference

#### Libraries

• ieee

## **Use Clauses**

- std\_logic\_1164
- all

## Generics

• width natural:= 8

### **Ports**

- clock in STD\_LOGIC
- D in STD\_LOGIC\_VECTOR(width- 1 downto 0)
- Q out STD\_LOGIC\_VECTOR(width- 1 downto 0)

6 Class Documentation

## 2.3.1 Member Data Documentation

#### 2.3.1.1 ieee

```
ieee [Library]
```

D Flip-Flop (ESD book Chapter 2.3.1) by Weijun Zhang, 04/2001

### 2.3.1.2 std\_logic\_1164

```
std_logic_1164 [Package]
```

Flip-flop is the basic component in sequential logic design we assign input signal to the output at the clock rising edge

The documentation for this class was generated from the following file:

• d\_edge\_behav.vhd

## 2.4 full\_adder Entity Reference

## Libraries

• IEEE

## **Use Clauses**

• STD\_LOGIC\_1164

#### **Ports**

x in STD\_LOGIC

full\_adder input : addendo

y in STD\_LOGIC

full\_adder input : addendo

• c\_in in STD\_LOGIC

full\_adder input : carry in ingresso

s out STD\_LOGIC

full\_adder output : somma

c\_out out STD\_LOGIC

full\_adder output : carry

## 2.4.1 Detailed Description

Descrizione Somma i 3 bit in ingresso (2 addendi e 1 carry in ingresso). In uscita abbiamo il risultato della somma sul bit S e il riporto sul bit C.

### 2.4.2 Member Data Documentation

#### 2.4.2.1 IEEE

```
IEEE [Library]
```

FEDERICO II, CORSO DI ASE 18/19, Gruppo 14 -

## 2.4.2.2 STD\_LOGIC\_1164

```
STD_LOGIC_1164 [Package]
```

last changes: <11/11/2018><15/10/2018><log> Aggiunta doc doxygen

The documentation for this class was generated from the following file:

• full\_adder.vhd

## 2.5 propagation\_generation\_calculator Entity Reference

## Libraries

IEEE

architecture dataflow of full\_adder end

#### **Use Clauses**

• STD\_LOGIC\_1164

## Generics

width NATURAL:= 2

8 Class Documentation

### **Ports**

```
    X in STD_LOGIC_VECTOR(width- 1 downto 0)
        propagation_generation_calculator inputs: primo addendo
    Y in STD_LOGIC_VECTOR(width- 1 downto 0)
        propagation_generation_calculator inputs: secondo addendo
    G out STD_LOGIC_VECTOR(width- 1 downto 0)
        propagation_generation_calculator inputs: riporto generato
    P out STD_LOGIC_VECTOR(width- 1 downto 0)
        propagation_generation_calculator inputs: riporto propagato
```

## 2.5.1 Member Data Documentation

```
2.5.1.1 STD_LOGIC_1164

STD_LOGIC_1164 [Package]

last changes: <11/11/2018> <15/10/2018> <log> Aggiunta doc doxygen
```

The documentation for this class was generated from the following file:

· propagation\_generation\_calculator.vhd

## Index

```
carry_look_ahead_adder, 3
    IEEE, 3
    STD_LOGIC_1164, 4
carry_look_ahead_adder_timing, 4
    IEEE, 5
    STD_LOGIC_1164, 5
d_edge, 5
    ieee, 6
    std_logic_1164, 6
full_adder, 6
    IEEE, 7
    STD_LOGIC_1164, 7
    carry_look_ahead_adder, 3
    carry_look_ahead_adder_timing, 5
    full_adder, 7
ieee
    d_edge, 6
propagation_generation_calculator, 7
    STD_LOGIC_1164, 8
STD_LOGIC_1164
    carry_look_ahead_adder, 4
    carry_look_ahead_adder_timing, 5
    full_adder, 7
    propagation_generation_calculator, 8
std_logic_1164
    d_edge, 6
```