# mic1\_fpga

Corso di ASE anno 18/19

Gruppo 14 PREVITERA GABRIELE PENNONE MIRKO PENNA SIMONE

# **Contents**

1	Clas	s Index										1
	1.1	Class L	ist			 	 	 	 	 	 	 1
2	File	Index										3
	2.1	File List	t			 	 	 	 	 	 	 3
3	Clas	s Docur	nentation									5
	3.1	ALU Er	itity Refere	nce		 	 	 	 	 	 	 5
		3.1.1	Member D	ata Docume	ntation .	 	 	 	 	 	 	 5
			3.1.1.1	IEEE		 	 	 	 	 	 	 6
			3.1.1.2	STD_LOGIC	C_1164 .	 	 	 	 	 	 	 6
	3.2	anodes	_manager	Entity Refere	ence	 	 	 	 	 	 	 6
		3.2.1	Detailed D	escription		 	 	 	 	 	 	 6
		3.2.2	Member D	ata Docume	ntation .	 	 	 	 	 	 	 7
			3.2.2.1	STD_LOGIC	C_1164 .	 	 	 	 	 	 	 7
	3.3	baud_g	en Entity F	Reference .		 	 	 	 	 	 	 7
		3.3.1	Member D	ata Docume	ntation .	 	 	 	 	 	 	 7
			3.3.1.1	STD_LOGIC	C_1164 .	 	 	 	 	 	 	 8
	3.4	boot_ro	m Entity R	eference .		 	 	 	 	 	 	 8
		3.4.1	Detailed D	escription		 	 	 	 	 	 	 8
		3.4.2	Member D	ata Docume	ntation .	 	 	 	 	 	 	 8
			3.4.2.1	ieee		 	 	 	 	 	 	 9
			3.4.2.2	std_logic_11	64	 	 	 	 	 	 	 9
	3.5	cathoda	es manage	er Entity Refe	rence							9

ii CONTENTS

	3.5.1	Detailed Description
	3.5.2	Member Data Documentation
		3.5.2.1 STD_LOGIC_1164
3.6	clk_wiz	z_v3_6 Entity Reference
3.7	clock_c	div Entity Reference
	3.7.1	Member Data Documentation
		3.7.1.1 ieee
3.8	clock_c	divisor Entity Reference
	3.8.1	Detailed Description
	3.8.2	Member Data Documentation
		3.8.2.1 IEEE
		3.8.2.2 STD_LOGIC_1164
3.9	control	_store Entity Reference
3.10	counte	r_UpMod2n_Re_Sr Entity Reference
	3.10.1	Detailed Description
3.11	cpool_	rom Entity Reference
	3.11.1	Detailed Description
	3.11.2	Member Data Documentation
		3.11.2.1 ieee
		3.11.2.2 std_logic_1164
3.12	decode	er Entity Reference
	3.12.1	Member Data Documentation
		3.12.1.1 IEEE
		3.12.1.2 STD_LOGIC_1164
3.13	decodi	fica_indirizzi Entity Reference
	3.13.1	Member Data Documentation
		3.13.1.1 STD_LOGIC_1164
3.14	dff Enti	ity Reference
	3.14.1	Member Data Documentation
		3.14.1.1 IEEE

CONTENTS

3.14.1.2 STD_LOGIC_1164	18
3.15 display_7_segments Entity Reference	18
3.15.1 Detailed Description	19
3.16 divisore_freq Entity Reference	19
3.16.1 Detailed Description	19
3.16.2 Member Data Documentation	19
3.16.2.1 IEEE	19
3.16.2.2 STD_LOGIC_1164	20
3.17 high_bit Entity Reference	20
3.17.1 Member Data Documentation	20
3.17.1.1 IEEE	20
3.17.1.2 STD_LOGIC_1164	21
3.18 if_uart Entity Reference	21
3.18.1 Member Data Documentation	21
3.18.1.1 IEEE	22
3.18.1.2 STD_LOGIC_1164	22
3.19 io_controller Entity Reference	22
3.20 io_switch_led_display Entity Reference	23
3.21 mbr_register Entity Reference	24
3.21.1 Member Data Documentation	24
3.21.1.1 IEEE	24
3.21.1.2 STD_LOGIC_1164	24
3.22 mdr_register Entity Reference	25
3.22.1 Member Data Documentation	25
3.22.1.1 STD_LOGIC_1164	25
3.23 mic1 Entity Reference	25
3.23.1 Member Data Documentation	26
3.23.1.1 IEEE	26
3.23.1.2 STD_LOGIC_1164	26
3.24 mpc Entity Reference	26

iv CONTENTS

3.24.1	Member Data Documentation	27
	3.24.1.1 IEEE	27
	3.24.1.2 STD_LOGIC_1164	27
3.25 neg_e	edge_reg Entity Reference	27
3.25.1	Member Data Documentation	28
	3.25.1.1 IEEE	28
	3.25.1.2 STD_LOGIC_1164	28
3.26 neged	lge_dff Entity Reference	28
3.26.1	Member Data Documentation	29
	3.26.1.1 IEEE	29
	3.26.1.2 STD_LOGIC_1164	29
3.27 oring l	Entity Reference	29
3.27.1	Member Data Documentation	30
	3.27.1.1 IEEE	30
	3.27.1.2 STD_LOGIC_1164	30
3.28 parte_	_di_controllo Entity Reference	30
3.28.1	Member Data Documentation	32
	3.28.1.1 eob_mdr	32
	3.28.1.2 f0	32
	3.28.1.3 h	32
	3.28.1.4 IEEE	32
	3.28.1.5 sra1	33
	3.28.1.6 wwrite	33
3.29 parte_	operativa Entity Reference	33
3.29.1	Member Data Documentation	34
	3.29.1.1 IEEE	34
	3.29.1.2 STD_LOGIC_1164	34
3.30 posed	ge_reg_enable Entity Reference	35
3.30.1	Member Data Documentation	35
	3.30.1.1 IEEE	35

CONTENTS

		3.30.1.2	STD_LOGIC_1164.		 	 	 	. 35
3.31	ram Er	ntity Refere	nce		 	 	 	. 36
	3.31.1	Member	Data Documentation .		 	 	 	. 36
		3.31.1.1	IEEE		 	 	 	. 36
		3.31.1.2	STD_LOGIC_1164.		 	 	 	. 36
3.32	shifter	Entity Refe	erence		 	 	 	. 37
	3.32.1	Member	Data Documentation .		 	 	 	. 37
		3.32.1.1	IEEE		 	 	 	. 37
		3.32.1.2	STD_LOGIC_1164.		 	 	 	. 37
3.33	sistema	a_mic1 En	tity Reference		 	 	 	. 37
	3.33.1	Member	Data Documentation .		 	 	 	. 38
		3.33.1.1	IEEE		 	 	 	. 38
		3.33.1.2	STD_LOGIC_1164.		 	 	 	. 38
3.34	tb_if_u	art Entity F	Reference		 	 	 	. 39
3.35	tb_ram	Entity Ref	erence		 	 	 	. 39
	3.35.1	Member	Data Documentation .		 	 	 	. 39
		3.35.1.1	IEEE		 	 	 	. 39
		3.35.1.2	STD LOGIC 1164.		 	 	 	. 40
3.36	TB SIS	STEMA C	OMPLETO Entity Refe	erence	 	 	 	. 40
			y Reference					
			Data Documentation .					
			ieee					
			std_logic_1164					
3.38	uart 9		tity Reference					
		•	Data Documentation .					
			IEEE					
			STD_LOGIC_1164.					
3.39	uart rx		ference					
		_	Data Documentation .					
			IEEE					
			STD_LOGIC_1164.					
3.40	uart se		Reference					
			Data Documentation .					
		3.40.1.1	baud_sel					
		3.40.1.2	ieee					
			rx_data_serial					
		3.40.1.4	std logic 1164					
		3.40.1.5	tx_data_serial					
			UNISIM					
3,41	uart tx		erence					
	_	•	Data Documentation .					
	2	3.41.1.1						
		_	STD LOGIC 1164.					
		5. 1 1. 1.2	5.5_E5GI5_1104.		 	 	 	. +0

vi

4	File	Documentation	47
	4.1	counter_UpMod2n_Re_Sr.vhd File Reference	47
		4.1.1 Detailed Description	47
	4.2	display_7_segmenti.vhd File Reference	47
		4.2.1 Detailed Description	48
	4.3	io_controller.vhd File Reference	48
		4.3.1 Detailed Description	48
	4.4	io_switch_led.vhd File Reference	49
		4.4.1 Detailed Description	49
Inc	dex		51

# **Chapter 1**

# **Class Index**

# 1.1 Class List

Here are the classes, structs, unions and interfaces with brief descriptions:

entity ALU
entity anodes_manager
Permette di gestire gli anodi associati ad ogni cifra(digit) di un display a 7 segmenti.
Per accendere la cifra giusta(digit) è necessario che l'anodo sia 0, poichè gli anodi sono pilotati
da segnali 0-attivi
entity baud_gen
entity boot_rom
Use work.memory.all;
entity cathodes_manager
entity clk_wiz_v3_6
entity clock_div
entity clock_divisor
Filtra i fronti del clock ad una frequenza "clock_frequency_in" per averli ad una frequenza più
bassa "clock_frequency_out"
entity control_store
entity counter_UpMod2n_Re_Sr
entity cpool_rom
Use work.memory.all;
entity decoder
entity decodifica_indirizzi
entity dff
entity display_7_segments
entity divisore_freq
entity high_bit
entity if uart
entity io_controller
entity io_switch_led_display
entity mbr register
entity mdr register
entity mic1
entity mpc
entity neg_edge_reg
entity negedge dff
entity oring
entity parte_di_controllo

2 Class Index

entity	parte_opera	ıtiva											 										33
	posedge_re																						
entity	ram																						36
entity	shifter																						37
entity	sistema_mid	1 .											 										37
entity	tb_if_uart .												 										39
entity	tb_ram												 										39
entity	TB_SISTEM	1A_	COI	MP	LE	TO	)						 										40
entity	tb_uart_vhd												 										40
entity	uart_9600bp	os .											 										41
entity	uart_rx																						42
entity	uart_serial												 										43
entity	uart_tx												 										45

# Chapter 2

# File Index

# 2.1 File List

Here is a list of all documented files with brief descriptions:

counter UpMod2n Re Sr.vhd	
Contatore modulo 2 alla N	47
display_7_segmenti.vhd	
Componente che permette di pilotare le digit di un display a 7 segmenti	47
io_controller.vhd	
Componente che sceglie tra UART e Switch/Led/Display	48
io_switch_led.vhd	
Componente che gestisce il collegamento tra switch (input) e led (output)	49

File Index

# **Chapter 3**

# **Class Documentation**

# 3.1 ALU Entity Reference

# Libraries

• IEEE

# **Use Clauses**

- STD\_LOGIC\_1164
- STD\_LOGIC\_ARITH
- STD\_LOGIC\_UNSIGNED

# **Ports**

- A in std\_logic\_vector( 31 downto 0 )
- B in std\_logic\_vector( 31 downto 0 )
- INVA in std\_logic
- ENA in std\_logic
- ENB in std\_logic
- F0 in std\_logic
- F1 in std\_logic
- INC in std\_logic
- Output inout std\_logic\_vector( 31 downto 0 )
- N out std\_logic:=' 0 '
- Z out std\_logic:=' 0 '

# 3.1.1 Member Data Documentation

### 3.1.1.1 IEEE

```
IEEE [Library]
```

Company: UNIVERSITA' DEGLI STUDI DI NAPOLI FEDERICO SECONDO Engineer: AIELLO MARCO MATR. 045/004437

Create Date: 18:57:07 01/06/2008 Design Name: Module Name: alu - Behavioral Project Name: Target Devices: Tool versions: Description:

```
3.1.1.2 STD_LOGIC_1164
```

```
STD_LOGIC_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

· alu.vhd

# 3.2 anodes\_manager Entity Reference

Permette di gestire gli anodi associati ad ogni cifra(digit) di un display a 7 segmenti.

Per accendere la cifra giusta(digit) è necessario che l'anodo sia 0, poichè gli anodi sono pilotati da segnali 0-attivi.

### Libraries

• IEEE

calcola flag di zero

# **Use Clauses**

• STD LOGIC 1164

### **Ports**

select\_digit in STD\_LOGIC\_VECTOR( 2 downto 0 )

anodes\_manager input: seleziona digit

enable\_digit in STD\_LOGIC\_VECTOR(7 downto 0)

anodes\_manager input: abilita digit

anodes out STD\_LOGIC\_VECTOR( 7 downto 0 )

anodes\_manager output: digit da accendere

# 3.2.1 Detailed Description

Permette di gestire gli anodi associati ad ogni cifra(digit) di un display a 7 segmenti.

Per accendere la cifra giusta(digit) è necessario che l'anodo sia 0, poichè gli anodi sono pilotati da segnali 0-attivi.

# 3.2.2 Member Data Documentation

```
3.2.2.1 STD_LOGIC_1164
```

```
STD_LOGIC_1164 [Package]
```

last changes: <11/11/2018><15/10/2018><log> Aggiunta doc doxygen

The documentation for this class was generated from the following file:

· anodes\_manager.vhd

# 3.3 baud\_gen Entity Reference

# Libraries

IEEE

architecture dataflow of anodes\_manager end

• ieee

# **Use Clauses**

- STD\_LOGIC\_1164
- STD\_LOGIC\_ARITH
- STD\_LOGIC\_UNSIGNED
- std\_logic\_1164
- numeric\_std

# Generics

```
• N integer:= 4
```

number of bits

• M integer:= 163

mod 4

# **Ports**

- ck in std\_logic
- max\_tick out std\_logic
- q out std\_logic\_vector(N 1 downto 0)

# 3.3.1 Member Data Documentation

# 3.3.1.1 STD\_LOGIC\_1164

```
STD_LOGIC_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

• baud\_rate\_gen.vhd

# 3.4 boot\_rom Entity Reference

use work.memory.all;

### Libraries

- ieee
- work

# **Use Clauses**

- std\_logic\_1164
- std\_logic\_arith
- std\_logic\_unsigned
- numeric\_std

# **Ports**

- ADDRESS in std\_logic\_vector( 8 downto 0 )
- CE in std\_logic
- DATA out std\_logic\_vector( 7 downto 0 )

# 3.4.1 Detailed Description

use work.memory.all;

# 3.4.2 Member Data Documentation

#### 3.4.2.1 ieee

```
ieee [Library]
```

Company: UNIVERSITA' DEGLI STUDI DI NAPOLI FEDERICO SECONDO Engineer: AIELLO MARCO MATR. 045/004437

Create Date: 17:14:53 08/4/2007 Design Name: Module Name: - Behavioral Project Name: Target Devices: Tool versions: Description:

Company: UNIVERSITA' DEGLI STUDI DI NAPOLI FEDERICO SECONDO Engineer: AIELLO MARCO MATR. 045/004437

Create Date: 17:14:53 08/4/2007 Design Name: Module Name: - Behavioral Project Name: Target Devices: Tool versions: Description: Implementa la control store di MIC1 fatta da due banchi di 256 locazioni di byte

### 3.4.2.2 std\_logic\_1164

```
std_logic_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following files:

- · rom8.vhd
- · rom8 prod.vhd

# 3.5 cathodes manager Entity Reference

### Libraries

IEEE

output logic

### **Use Clauses**

- STD\_LOGIC\_1164
- NUMERIC\_STD

#### **Ports**

select\_digit in STD\_LOGIC\_VECTOR( 2 downto 0 )

cathodes manager input: seleziona digit su cui mostrare la cifra

values in STD\_LOGIC\_VECTOR(31 downto 0)

cathodes\_manager input: valore da mostrare (codifica esadecimale)

dots in STD\_LOGIC\_VECTOR( 7 downto 0 )

cathodes\_manager input: punto da accendere per la parte decimale

cathodes out STD\_LOGIC\_VECTOR( 7 downto 0 )

cathodes\_manager output: catodo da accendere

# 3.5.1 Detailed Description

Permette di gestire l'abilitazione dei catodi associati ad ogni segmento omologo di ogni cifra(digit) di un display a 7 segmenti.

Per accendere il giusto segmento è necessario che il catodo sia 0, poichè i catodi sono pilotati da segnali 0-attivi.

### 3.5.2 Member Data Documentation

```
3.5.2.1 STD_LOGIC_1164
```

```
STD_LOGIC_1164 [Package]
```

last changes: <11/11/2018><15/10/2018><log> Aggiunta doc doxygen

The documentation for this class was generated from the following file:

· cathodes\_manager.vhd

# 3.6 clk\_wiz\_v3\_6 Entity Reference

### Libraries

ieee

architecture behavioral of cathodes\_manager end

• unisim

# **Use Clauses**

• std\_logic\_1164

\_\_primary\_\_\_\_\_100.000\_\_\_\_\_0.010

- std\_logic\_unsigned
- std\_logic\_arith
- numeric\_std
- vcomponents

### **Ports**

• CLK\_IN1 in std\_logic

Clock in ports.

CLK\_OUT1 out std\_logic

Clock out ports.

RESET in std\_logic

Status and control signals.

LOCKED out std\_logic

The documentation for this class was generated from the following file:

clk\_wiz\_v3\_6.vhd

# 3.7 clock\_div Entity Reference

### Libraries

- ieee
- unisim

### **Use Clauses**

• std\_logic\_1164
\_\_primary\_\_\_\_\_100.000\_\_\_\_\_0.010

- std\_logic\_unsigned
- std\_logic\_arith
- · numeric std
- · vcomponents

#### **Ports**

CLK\_IN1 in std\_logic

Clock in ports.

· CLK OUT1 out std logic

Clock out ports.

#### 3.7.1 Member Data Documentation

#### 3.7.1.1 ieee

ieee [Library]

file: clock\_div.vhd

(c) Copyright 2008 - 2011 Xilinx, Inc. All rights reserved.

This file contains confidential and proprietary information of Xilinx, Inc. and is protected under U.S. and international copyright and other intellectual property laws.

DISCLAIMER This disclaimer is not a license and does not grant any rights to the materials distributed herewith. Except as otherwise provided in a valid license issued to you by Xilinx, and to the maximum extent permitted by applicable law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUCING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under or in connection with these materials, including for any direct, or any indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same.

CRITICAL APPLICATIONS Xilinx products are not designed or intended to be fail- safe, or for use in any application requiring fail-safe performance, such as life-support or safety devices or systems, Class III medical devices, nuclear facilities, applications related to the deployment of airbags, or any other applications that could lead to death, personal injury, or severe property or environmental damage (individually and collectively, "Critical Applications"). Customer assumes the sole risk and liability of any use of Xilinx products in Critical Applications, subject only to applicable laws and regulations governing limitations on product liability.

THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.

The documentation for this class was generated from the following file:

· clock\_div.vhd

# 3.8 clock\_divisor Entity Reference

Filtra i fronti del clock ad una frequenza "clock\_frequency\_in" per averli ad una frequenza più bassa "clock\_← frequency\_out".

#### Libraries

IEEE

#### **Use Clauses**

• STD\_LOGIC\_1164

### Generics

clock\_frequency\_in integer:= 100000000

frequenza del clock in ingresso

clock\_frequency\_out integer:= 1000

frequenza del clock in uscita

#### **Ports**

• enable in STD\_LOGIC

clock\_divisor input: segnale enable

• reset\_n in STD\_LOGIC

clock\_divisor input: segnale reset

· clock freq in in STD\_LOGIC

clock\_divisor input: segnale di clock in ingresso

clock\_freq\_out out STD\_LOGIC

clock\_divisor output: segnale di clock in uscita

# 3.8.1 Detailed Description

Filtra i fronti del clock ad una frequenza "clock\_frequency\_in" per averli ad una frequenza più bassa "clock\_ frequency\_out".

# 3.8.2 Member Data Documentation

#### 3.8.2.1 IEEE

```
IEEE [Library]
```

FEDERICO II, CORSO DI ASE 18/19, Gruppo 14 -

# 3.8.2.2 STD\_LOGIC\_1164

```
STD_LOGIC_1164 [Package]
```

last changes: <11/11/2018> <15/10/2018> <log> Aggiunta doc doxygen

The documentation for this class was generated from the following file:

· clock divisor.vhd

# 3.9 control\_store Entity Reference

# Libraries

• IEEE

# **Use Clauses**

- STD\_LOGIC\_1164
- STD\_LOGIC\_ARITH
- STD\_LOGIC\_UNSIGNED
- costanti

# **Ports**

- addr in std\_logic\_vector(8 downto 0)
- mir out microinstruction:=microistruzione\_tutti\_zeri

The documentation for this class was generated from the following file:

control\_store.vhd

# 3.10 counter\_UpMod2n\_Re\_Sr Entity Reference

### Libraries

• IEEE

# **Use Clauses**

- STD\_LOGIC\_1164
- numeric\_std

# Generics

- n NATURAL:= 1
- enable\_level STD\_LOGIC:=' 1 '

# **Ports**

• enable in STD\_LOGIC

enable input

• reset\_n in STD\_LOGIC

reset input

clock in STD\_LOGIC

clock input

• count\_hit out STD\_LOGIC

count\_hit output

COUNTS out STD\_LOGIC\_VECTOR((n-1)downto 0)

COUNT output.

# 3.10.1 Detailed Description

Contatore modulo 2 alla N. Il conteggio viene effettuato sul fronte di salita del clock e il reset è sincrono.

The documentation for this class was generated from the following file:

• counter\_UpMod2n\_Re\_Sr.vhd

# 3.11 cpool\_rom Entity Reference

use work.memory.all;

# Libraries

ieee

architecture behavioral of clock\_divisor end

work

# **Use Clauses**

- std\_logic\_1164
- std\_logic\_arith
- std\_logic\_unsigned

# **Ports**

- ADDRESS in std\_logic\_vector( 4 downto 0 )
- DATA inout std\_logic\_vector( 31 downto 0 )
- CE in std\_logic

### 3.11.1 Detailed Description

use work.memory.all;

# 3.11.2 Member Data Documentation

### 3.11.2.1 ieee

```
ieee [Library]
```

architecture behavioral of clock\_divisor end

Company: UNIVERSITA' DEGLI STUDI DI NAPOLI FEDERICO SECONDO Engineer: AIELLO MARCO MATR. 045/004437

Create Date: 17:14:53 08/4/2007 Design Name: Module Name: - Behavioral Project Name: Target Devices: Tool versions: Description:

```
3.11.2.2 std_logic_1164
```

```
std_logic_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following files:

- · constant\_pool\_prod.vhd
- · constant\_pool\_rom.vhd

# 3.12 decoder Entity Reference

# Libraries

• IEEE

# **Use Clauses**

- STD\_LOGIC\_1164
- STD\_LOGIC\_ARITH
- STD\_LOGIC\_UNSIGNED

### **Ports**

- output out std\_logic\_vector( 15 downto 0 )
- sel in std\_logic\_vector( 3 downto 0 )

# 3.12.1 Member Data Documentation

### 3.12.1.1 IEEE

```
IEEE [Library]
```

Company: UNIVERSITA' DEGLI STUDI DI NAPOLI FEDERICO SECONDO Engineer: AIELLO MARCO MATR. 045/004437

Create Date: 20:43:12 01/06/2008 Design Name: Module Name: 4to16decoder - Behavioral Project Name: Target Devices: Tool versions: Description:

### 3.12.1.2 STD\_LOGIC\_1164

```
STD_LOGIC_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

4to16decoder.vhd

# 3.13 decodifica\_indirizzi Entity Reference

# Libraries

IEEE

architecture behavioral of counter\_UpMod2n\_Re\_Sr end

### **Use Clauses**

- STD LOGIC 1164
- STD LOGIC ARITH
- STD\_LOGIC\_UNSIGNED

# **Ports**

```
address in std_logic_vector(31 downto 0)
ce_uart out std_logic:='0'
ce_rom out std_logic:='0'
ce_ram out std_logic:='0'
```

# 3.13.1 Member Data Documentation

```
3.13.1.1 STD_LOGIC_1164

STD_LOGIC_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

· decodifica\_indirizzi.vhd

# 3.14 dff Entity Reference

# Libraries

• IEEE

# **Use Clauses**

- STD\_LOGIC\_1164
- STD LOGIC ARITH
- STD\_LOGIC\_UNSIGNED

### **Ports**

• d in std\_logic

dato

ck in std\_logic

clock

q out std\_logic:=' 0 ' uscita

# 3.14.1 Member Data Documentation

# 3.14.1.1 IEEE

```
IEEE [Library]
```

Company: Engineer:

Create Date: 20:30:50 01/06/2008 Design Name: Module Name: dff - Behavioral Project Name: Target Devices:

Tool versions: Description:

# 3.14.1.2 STD\_LOGIC\_1164

```
STD_LOGIC_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

· dff.vhd

# 3.15 display\_7\_segments Entity Reference

# Libraries

IEEE

### **Use Clauses**

• STD\_LOGIC\_1164

### **Ports**

• enable in STD\_LOGIC

enable del componente

clock in STD\_LOGIC

clock

reset in STD\_LOGIC

reset 1-attivo

values in STD\_LOGIC\_VECTOR(31 downto 0)

Stringa di bit del valore da mostrare.

dots in STD\_LOGIC\_VECTOR(7 downto 0)

Segnali che permette di pilotare i punti.

• enable\_digit in STD\_LOGIC\_VECTOR( 7 downto 0)

Segnali che attiva le digit.

anodes out STD\_LOGIC\_VECTOR( 7 downto 0 )

Uscita che pilota gli anodi.

cathodes out STD\_LOGIC\_VECTOR(7 downto 0)

Uscita che pilota i catodi.

# 3.15.1 Detailed Description

Componente che permette di pilotare fino a 4 digit ricevendo il valore da mostrare sul display come sequenza di bit

The documentation for this class was generated from the following file:

• display\_7\_segmenti.vhd

# 3.16 divisore\_freq Entity Reference

# Libraries

- IEEE
- UNISIM

# **Use Clauses**

- STD\_LOGIC\_1164
- STD\_LOGIC\_ARITH
- STD\_LOGIC\_UNSIGNED
- vcomponents

# **Ports**

- clk\_div out std\_logic
- clk in std\_logic

# 3.16.1 Detailed Description

DCM\_SP: Digital Clock Manager Circuit Spartan-3E/3A Xilinx HDL Language Template, version 9.2i

# 3.16.2 Member Data Documentation

# 3.16.2.1 IEEE

IEEE [Library]

Company: Engineer:

Create Date: 17:43:28 03/20/2009 Design Name: Module Name: main - Behavioral Project Name: Target Devices:

Tool versions: Description:

# 3.16.2.2 STD\_LOGIC\_1164

```
STD_LOGIC_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

· divisore.vhd

# 3.17 high\_bit Entity Reference

# Libraries

IEEE

# **Use Clauses**

- STD\_LOGIC\_1164
- STD\_LOGIC\_ARITH
- STD\_LOGIC\_UNSIGNED

# **Ports**

- high\_bit\_out out std\_logic:='0'
- ff\_n in std\_logic
- ff z in std\_logic
- · jamn in std\_logic
- jamz in std\_logic

# 3.17.1 Member Data Documentation

# 3.17.1.1 IEEE

```
IEEE [Library]
```

Company: UNIVERSITA' DEGLI STUDI DI NAPOLI FEDERICO SECONDO Engineer: AIELLO MARCO MATR. 045/004437

Create Date: 15:49:42 01/08/2008 Design Name: Module Name: high\_bit - Behavioral Project Name: Target Devices: Tool versions: Description:

```
3.17.1.2 STD_LOGIC_1164
```

```
STD_LOGIC_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

• high\_bit.vhd

# 3.18 if\_uart Entity Reference

### Libraries

• IEEE

### **Use Clauses**

- STD\_LOGIC\_1164
- STD\_LOGIC\_ARITH
- STD\_LOGIC\_UNSIGNED

### **Ports**

```
TXD out std_logic:='1'
    txd seriale
RXD in std_logic:='1'
    rxd seriale
CK in std_logic:='0'
    clock
```

• CE\_UART in std\_logic:=' 0 '

chip enable del componente

verso il data bus a 32 bit

RD in std\_logic:=' 0 '

segnale di lettura

WR in std\_logic:=' 0 '

segnale di scrittura

# 3.18.1 Member Data Documentation

### 3.18.1.1 IEEE

```
IEEE [Library]
```

Company: UNIVERSITA' DEGLI STUDI DI NAPOLI FEDERICO SECONDO Engineer: AIELLO MARCO MATR. 045/004437

Create Date: 16:17:31 01/12/2008 Design Name: Module Name: if\_uart - Behavioral Project Name: Target Devices: Tool versions: Description:

```
3.18.1.2 STD_LOGIC_1164
```

```
STD_LOGIC_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

· if uart.vhd

# 3.19 io\_controller Entity Reference

# Libraries

• IEEE

### **Use Clauses**

- STD\_LOGIC\_1164
- STD\_LOGIC\_ARITH
- STD LOGIC UNSIGNED

# **Ports**

SWITCH in STD\_LOGIC\_VECTOR(7 downto 0)

```
TXD out std_logic:=' 1 '
        txd seriale

    LEDS out std_logic_vector( 7 downto 0 )

        eco sui led del carattere ricevuto

    anodes out STD_LOGIC_VECTOR(7 downto 0)

        Uscita che pilota gli anodi.

    cathodes out STD_LOGIC_VECTOR( 7 downto 0 )

        Uscita che pilota i catodi.
   verso il data bus a 32 bit
The documentation for this class was generated from the following file:
   · io_controller.vhd
       io_switch_led_display Entity Reference
Libraries

    IEEE

Use Clauses

    STD LOGIC 1164

    STD_LOGIC_ARITH

    STD_LOGIC_UNSIGNED

Ports

    CLOCK in std logic:='0'

        clock
   CE in std_logic:=' 0 '
        chip enable del componente
   RD in std_logic:='0'
        segnale di lettura

    WR in std_logic:='0'

        segnale di scrittura

    START_READ in STD_LOGIC:='0'

        avvia la lettura dagli switch, come se premessimo enter quando usiamo l'uart

    ENABLE DISPLAY in STD LOGIC:='1'
```

The documentation for this class was generated from the following file:

LEDS out std\_logic\_vector( 7 downto 0 ):=(others=>' 0 ')

SWITCH in std\_logic\_vector( 7 downto 0 )

Uscita che pilota gli anodi.

Uscita che pilota i catodi.

anodes out STD\_LOGIC\_VECTOR(7 downto 0)

cathodes out STD\_LOGIC\_VECTOR(7 downto 0)

io\_switch\_led.vhd

# 3.21 mbr\_register Entity Reference

# Libraries

• IEEE

### **Use Clauses**

- STD\_LOGIC\_1164
- STD\_LOGIC\_ARITH
- STD\_LOGIC\_UNSIGNED

### **Ports**

- ck in std logic
- eobb\_mbr in std\_logic
- eobb\_mbru in std\_logic
- ffetch\_ritardato in std\_logic
- data\_mbr in std\_logic\_vector( 7 downto 0 )
- uscita\_mbr out std\_logic\_vector(31 downto 0)

# 3.21.1 Member Data Documentation

```
3.21.1.1 IEEE
```

IEEE [Library]

Company: Engineer:

Create Date: 14:14:15 03/30/2009 Design Name: Module Name: mbr - Behavioral Project Name: Target Devices:

Tool versions: Description:

3.21.1.2 STD\_LOGIC\_1164

STD\_LOGIC\_1164 [Package]

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

• mbr.vhd

# 3.22 mdr\_register Entity Reference

### Libraries

IEEE

per default

# **Use Clauses**

- STD\_LOGIC\_1164
- STD\_LOGIC\_ARITH
- STD\_LOGIC\_UNSIGNED

### **Ports**

- ck in std\_logic
- wcbtr\_mdr in std\_logic
- rread\_ritardato in std\_logic
- inguscita\_mdr in std\_logic\_vector(31 downto 0)
- c\_bus in std\_logic\_vector( 31 downto 0 )
- uscita\_mdr out std\_logic\_vector(31 downto 0):=x" 000000000"

### 3.22.1 Member Data Documentation

```
3.22.1.1 STD_LOGIC_1164
```

```
STD_LOGIC_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

· mdr\_register.vhd

# 3.23 mic1 Entity Reference

# Libraries

• IEEE

# **Use Clauses**

- STD\_LOGIC\_1164
- STD\_LOGIC\_ARITH
- STD\_LOGIC\_UNSIGNED

### **Ports**

· cki in std\_logic

clock

uscita\_mar out std\_logic\_vector( 31 downto 0 ):=x" 00000000 "
 uscita verso la memoria reg. MAR

• io\_mdr inout std\_logic\_vector( 31 downto 0 ):=x" 00000000 "

ingr./uscita verso la memoria reg. MDR

uscita\_pc out std\_logic\_vector( 31 downto 0 ):=x" 00000000 "

uscita verso la memoria reg. PC

ingresso\_mbr in std\_logic\_vector( 7 downto 0 ):=x" 00 "

ingresso dalla memoria reg. MBR

wr out std\_logic

write

· rd out std\_logic

read

fetch out std\_logic

fetch

### 3.23.1 Member Data Documentation

#### 3.23.1.1 IEEE

```
IEEE [Library]
```

Company: UNIVERSITA' DEGLI STUDI DI NAPOLI FEDERICO SECONDO Engineer: AIELLO MARCO MATR. 045/004437

Create Date: 19:48:07 01/10/2008 Design Name: Module Name: mic1 - Behavioral Project Name: Target Devices: Tool versions: Description:

```
3.23.1.2 STD_LOGIC_1164
```

```
STD_LOGIC_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

mic1.vhd

# 3.24 mpc Entity Reference

# Libraries

• IEEE

# **Use Clauses**

- STD\_LOGIC\_1164
- STD\_LOGIC\_ARITH
- STD\_LOGIC\_UNSIGNED

# **Ports**

```
    din in std_logic_vector(8 downto 0)
```

ingresso registro a 9 bit

dout out std\_logic\_vector( 8 downto 0 ):=" 0000000000"

uscita registro a 9 bit

ck in std\_logic

clock

# 3.24.1 Member Data Documentation

# 3.24.1.1 IEEE

```
IEEE [Library]
```

Company: UNIVERSITA' DEGLI STUDI DI NAPOLI FEDERICO SECONDO Engineer: AIELLO MARCO MATR. 045/004437

Create Date: 15:34:26 01/08/2008 Design Name: Module Name: mpc - Behavioral Project Name: Target Devices: Tool versions: Description:

```
3.24.1.2 STD_LOGIC_1164
```

```
STD_LOGIC_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

· mpc.vhd

# 3.25 neg\_edge\_reg Entity Reference

#### Libraries

• IEEE

# **Use Clauses**

- STD\_LOGIC\_1164
- STD\_LOGIC\_ARITH
- STD\_LOGIC\_UNSIGNED

### **Ports**

- input in std\_logic\_vector(8 downto 0)
- output out std\_logic\_vector( 8 downto 0 ):=" 0000000000 "
- ck in std logic

### 3.25.1 Member Data Documentation

```
3.25.1.1 IEEE
```

```
IEEE [Library]
```

Company: UNIVERSITA' DEGLI STUDI DI NAPOLI FEDERICO SECONDO Engineer: AIELLO MARCO MATR. 045/004437

Create Date: 18:38:30 01/10/2008 Design Name: Module Name: neg\_edge\_reg - Behavioral Project Name: Target Devices: Tool versions: Description:

3.25.1.2 STD\_LOGIC\_1164

```
STD_LOGIC_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

• neg\_edge\_reg.vhd

# 3.26 negedge\_dff Entity Reference

# Libraries

• IEEE

### **Use Clauses**

- STD\_LOGIC\_1164
- STD LOGIC ARITH
- STD\_LOGIC\_UNSIGNED

## **Ports**

- d in std\_logic
- ck in std\_logic
- q out std\_logic:='0'

#### 3.26.1 Member Data Documentation

# 3.26.1.1 IEEE

```
IEEE [Library]
```

Company: UNIVERSITA' DEGLI STUDI DI NAPOLI FEDERICO SECONDO Engineer: AIELLO MARCO MATR. 045/004437

Create Date: 20:30:50 01/06/2008 Design Name: Module Name: dff - Behavioral Project Name: Target Devices: Tool versions: Description:

#### 3.26.1.2 STD\_LOGIC\_1164

```
STD_LOGIC_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

· negedge\_dff.vhd

# 3.27 oring Entity Reference

# Libraries

• IEEE

# **Use Clauses**

- STD\_LOGIC\_1164
- STD\_LOGIC\_ARITH
- STD\_LOGIC\_UNSIGNED

# **Ports**

- uscita\_oring out std\_logic\_vector( 7 downto 0 ):=x" 01 "
- jmpc in std\_logic
- addr in std\_logic\_vector( 7 downto 0 )
- reg\_mbr in std\_logic\_vector( 7 downto 0 )

# 3.27.1 Member Data Documentation

# 3.27.1.1 IEEE

```
IEEE [Library]
```

Company: UNIVERSITA' DEGLI STUDI DI NAPOLI FEDERICO SECONDO Engineer: AIELLO MARCO MATR. 045/004437

Create Date: 15:40:49 01/08/2008 Design Name: Module Name: oring - Behavioral Project Name: Target Devices: Tool versions: Description:

```
3.27.1.2 STD_LOGIC_1164
```

```
STD_LOGIC_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

oring.vhd

# 3.28 parte\_di\_controllo Entity Reference

# Libraries

• IEEE

# **Use Clauses**

- STD\_LOGIC\_1164
- STD\_LOGIC\_ARITH
- STD\_LOGIC\_UNSIGNED
- costanti

## **Ports**

```
ff_n in std_logic:=' 0 '
     ingressi ingresso FF flag N
ff_z in std_logic:=' 0 '
     ingresso FF flag Z

    reg_mbr in std_logic_vector( 7 downto 0 )

     ingresso registro MBR

    ck in std_logic

wwrite out std_logic:=' 0 '
     linea write per la ram

    rread out std_logic:=' 0 '

     linea read per la ram

    ffetch out std_logic:=' 0 '

• sra1 out std_logic:=' 0 '
     linea sra1 shifter
sll8 out std_logic:='0'
f0 out std_logic:='0'
     linea f0 alu
f1 out std_logic:=' 0 '
     linea f1 alu
ena out std_logic:=' 0 '
     linea ena alu
enb out std_logic:='0'
     linea enb alu
inva out std_logic:=' 0 '
     linea inva alu
inc out std_logic:='0'
h out std_logic:=' 0 '
     segnale h
opc out std_logic:='0'
     segnale opc
tos out std_logic:='0'
     segnale tos
cpp out std_logic:='0'
     segnale cpp
Iv out std_logic:=' 0 '
     segnale lv
sp out std_logic:=' 0 '
     segnale sp
pc out std_logic:='0'
     segnale pc
mdr out std_logic:=' 0 '
     segnale mdr
mar out std_logic:=' 0 '
eob_mdr out std_logic:=' 0 '
     segnale mdr
eob_pc out std_logic:='0'
     segnale pc
eob_mbr out std_logic:='0'
     segnale mbr
```

```
    eob_mbru out std_logic:='0'
        segnale mbru
    eob_sp out std_logic:='0'
        segnale sp
    eob_lv out std_logic:='0'
        segnale lv
    eob_cpp out std_logic:='0'
        segnale cpp
    eob_tos out std_logic:='0'
        segnale tos
    eob_opc out std_logic:='0'
        segnale opc
```

## 3.28.1 Member Data Documentation

```
3.28.1.1 eob_mdr
eob_mdr out std_logic:=' 0 ' [Port]
segnale mdr
segnale mar parte dei segnali di abilitazione per il B bus
3.28.1.2 f0
f0 out std_logic:=' 0 ' [Port]
linea f0 alu
linea sll8 shifter uscite pilotaggio alu
3.28.1.3 h
h out std_logic:=' 0 ' [Port]
segnale h
linea inc alu parte dei segnali di abilitazione per il C bus
3.28.1.4 IEEE

IEEE [Library]
```

Company: UNIVERSITA' DEGLI STUDI DI NAPOLI FEDERICO SECONDO Engineer: AIELLO MARCO MATR. 045/004437

Create Date: 10:08:15 01/07/2008 Design Name: Module Name: parte\_di\_controllo - Behavioral Project Name: Target Devices: Tool versions: Description:

Dependencies:

Revision: Revision 0.01 - File Created Additional Comments:

ingresso clock uscite pilotaggio memoria

The documentation for this class was generated from the following file:

· pc.vhd

# 3.29 parte\_operativa Entity Reference

#### Libraries

• IEEE

# **Use Clauses**

- STD\_LOGIC\_1164
- STD\_LOGIC\_ARITH
- STD\_LOGIC\_UNSIGNED

# **Ports**

wwrite in std\_logic:=' 0 '

ingressi dal MIR per pilotaggio memoria linea write per la ram

rread in std\_logic:=' 0 '

linea read per la ram

ffetch in std\_logic:=' 0 '

linea read per la rom

ck in std\_logic

clock

- eobb\_mdr in std\_logic
- eobb\_pc in std\_logic
- eobb\_mbr in std\_logic
- eobb\_mbru in std\_logic
- eobb\_sp in std\_logic
- eobb\_lv in std\_logic

```
· eobb_cpp in std_logic
```

- · eobb tos in std\_logic
- · eobb\_opc in std\_logic
- wcbtr\_mar in std\_logic
- · wcbtr mdr in std logic
- wcbtr\_pc in std\_logic
- · wcbtr\_h in std\_logic
- · wcbtr sp in std logic
- wcbtr\_lv in std\_logic
- wcbtr\_cpp in std\_logic
- wcbtr\_tos in std\_logic
- wcbtr\_opc in std\_logic
- sll8 in std logic
- sra1 in std\_logic
- INVA in std\_logic
- ENA in std\_logic
- ENB in std\_logic
- F0 in std\_logic
- F1 in std logic
- INC in std\_logic
- N out std\_logic:='0'
- Z out std\_logic:=' 0 '
- wr out std\_logic:=' 0 '
- rd out std\_logic:=' 0 '
- fe out std\_logic:=' 0 '
- address mar out std\_logic\_vector(31 downto 0):=x" 000000000"
- address pc out std\_logic\_vector(31 downto 0):=x" 00000001"
- data\_mbr in std\_logic\_vector( 7 downto 0 )
- mbr\_outoring out std\_logic\_vector( 7 downto 0 )

#### 3.29.1 Member Data Documentation

```
3.29.1.1 IEEE
```

IEEE [Library]

Company: UNIVERSITA' DEGLI STUDI DI NAPOLI FEDERICO SECONDO Engineer: AIELLO MARCO MATR. 045/004437

Create Date: 19:51:13 01/08/2008 Design Name: Module Name: parte\_operativa - Behavioral Project Name: Target Devices: Tool versions: Description:

3.29.1.2 STD\_LOGIC\_1164

STD\_LOGIC\_1164 [Package]

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

· parte\_operativa.vhd

# 3.30 posedge\_reg\_enable Entity Reference

# Libraries

• IEEE

# **Use Clauses**

- STD LOGIC 1164
- STD\_LOGIC\_ARITH
- STD\_LOGIC\_UNSIGNED

## **Generics**

valore\_iniziale std\_logic\_vector( 31 downto 0 ):=x" 000000000 "

## **Ports**

- · ck in std logic
- en in std\_logic
- input\_reg in std\_logic\_vector(31 downto 0)
- output\_reg out std\_logic\_vector( 31 downto 0 ):=valore\_iniziale

# 3.30.1 Member Data Documentation

```
3.30.1.1 | IEEE | [Library]
```

Company: Engineer:

Create Date: 15:40:14 03/30/2009 Design Name: Module Name: posedge\_reg\_enable - Behavioral Project Name: Target Devices: Tool versions: Description:

```
3.30.1.2 STD_LOGIC_1164
STD_LOGIC_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

posedge\_reg\_enable.vhd

# 3.31 ram Entity Reference

#### Libraries

• IEEE

#### **Use Clauses**

- STD\_LOGIC\_1164
- STD\_LOGIC\_ARITH
- STD\_LOGIC\_UNSIGNED
- NUMERIC\_STD

## Generics

- ADDR\_WIDTH integer:= 7
- DATA\_WIDTH integer:= 32

# **Ports**

- cs in std\_logic
- · ck in std logic
- · we in std\_logic
- · rd in std\_logic
- addr in std\_logic\_vector(ADDR\_WIDTH- 1 downto 0)
- data inout std\_logic\_vector(DATA\_WIDTH- 1 downto 0)

### 3.31.1 Member Data Documentation

```
3.31.1.1 IEEE
```

```
IEEE [Library]
```

Company: Engineer:

Create Date: 15:53:29 03/21/2009 Design Name: Module Name: ram\_core - Behavioral Project Name: Target

Devices: Tool versions: Description:

```
3.31.1.2 STD_LOGIC_1164
```

```
STD_LOGIC_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

ram\_core.vhd

# 3.32 shifter Entity Reference

## Libraries

• IEEE

## **Use Clauses**

- STD\_LOGIC\_1164
- STD LOGIC ARITH
- STD\_LOGIC\_UNSIGNED

#### **Ports**

- sll8 in std\_logic
- sra1 in std\_logic
- input in std\_logic\_vector( 31 downto 0 )
- output out std\_logic\_vector( 31 downto 0 )

#### 3.32.1 Member Data Documentation

```
IEEE [Library]
others=>(others=>'0'));
3.32.1.2 STD_LOGIC_1164
```

STD\_LOGIC\_1164 [Package]

3.32.1.1 IEEE

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

· shifter.vhd

# 3.33 sistema\_mic1 Entity Reference

## Libraries

- IEEE
- UNISIM

## **Use Clauses**

- STD LOGIC 1164
- · STD LOGIC ARITH
- STD LOGIC UNSIGNED
- VComponents

## **Ports**

- RXD in std\_logic
- TXD out std\_logic
- ck in std\_logic
- led out std\_logic\_vector( 7 downto 0 )
- sw in std\_logic\_vector( 7 downto 0 )
- IO SWITCH in STD\_LOGIC
- read led out STD\_LOGIC
- start\_read in STD\_LOGIC
- anodes out STD\_LOGIC\_VECTOR( 7 downto 0 )

Uscita che pilota gli anodi.

cathodes out STD\_LOGIC\_VECTOR(7 downto 0)

Uscita che pilota i catodi.

#### 3.33.1 Member Data Documentation

#### 3.33.1.1 IEEE

```
IEEE [Library]
```

Company: UNIVERSITA' DEGLI STUDI DI NAPOLI FEDERICO SECONDO Engineer: AIELLO MARCO MATR. 045/004437

Create Date: 16:17:31 01/12/2008 Design Name: Module Name: sistema\_mic1 - Behavioral Project Name: Target Devices: Tool versions: Description:

```
3.33.1.2 STD_LOGIC_1164
```

```
STD_LOGIC_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

• sistema\_mic1.vhd

# 3.34 tb\_if\_uart Entity Reference

## Libraries

• IEEE

# **Use Clauses**

- STD\_LOGIC\_1164
- STD LOGIC ARITH
- STD\_LOGIC\_UNSIGNED
- STD\_LOGIC\_TEXTIO
- TEXTIO

The documentation for this class was generated from the following file:

• TB\_IF\_UART.vhd

# 3.35 tb\_ram Entity Reference

# Libraries

• IEEE

# **Use Clauses**

- STD\_LOGIC\_1164
- STD\_LOGIC\_ARITH
- STD\_LOGIC\_UNSIGNED
- NUMERIC\_STD
- STD\_LOGIC\_TEXTIO
- TEXTIO

## 3.35.1 Member Data Documentation

## 3.35.1.1 IEEE

IEEE [Library]

Company: Engineer:

## 3.35.1.2 STD\_LOGIC\_1164

```
\label{logic_1164} $$ $$ $$ ID_LOGIC_1164 $$ [Package] $$ $$ $$ ///__/ / \ Vendor: Xilinx \ \ Version: 9.2i \ Application: ISE // Filename: tb_ram.vhw /__/ \ Timestamp: Fri Apr 03 20:43:39 2009 \ / / ___ \ $$
```

The documentation for this class was generated from the following file:

• tb\_ram.vhd

# 3.36 TB\_SISTEMA\_COMPLETO Entity Reference

## Libraries

IEEE

#### **Use Clauses**

- STD\_LOGIC\_1164
- STD LOGIC ARITH
- STD\_LOGIC\_UNSIGNED
- STD\_LOGIC\_TEXTIO
- TEXTIO

The documentation for this class was generated from the following file:

• tb\_mic1conuart.vhd

# 3.37 tb\_uart\_vhd Entity Reference

# Libraries

• ieee

# **Use Clauses**

- std\_logic\_1164
- std\_logic\_unsigned
- numeric\_std

# 3.37.1 Member Data Documentation

```
3.37.1.1 ieee
ieee [Library]
Company: Engineer:
3.37.1.2 std_logic_1164
```

std\_logic\_1164 [Package]

Notes: This testbench has been automatically generated using types std\_logic and std\_logic\_vector for the ports of the unit under test. Xilinx recommends that these types always be used for the top-level I/O of a design in order to guarantee that the testbench will bind correctly to the post-implementation simulation model.

The documentation for this class was generated from the following file:

· tb uart.vhd

# 3.38 uart\_9600bps Entity Reference

#### Libraries

- IEEE
- UNISIM

#### **Use Clauses**

- STD LOGIC 1164
- STD\_LOGIC\_ARITH
- STD\_LOGIC\_UNSIGNED
- VComponents

# **Ports**

- · reset in std\_logic
- clk in std\_logic
- rx\_data\_serial in std\_logic
- tx\_data\_in in std\_logic\_vector( 7 downto 0 )
- tx\_data\_en in std\_logic
- rx\_data\_out out std\_logic\_vector( 7 downto 0 )
- rx\_data\_en out std\_logic
- rx\_ovf\_err out std\_logic
- rx\_parity\_err out std\_logic
- tx\_data\_serial out std\_logic
- tx\_ch\_rdy out std\_logic

## 3.38.1 Member Data Documentation

## 3.38.1.1 IEEE

```
IEEE [Library]
```

Company: UNIVERSITA' DEGLI STUDI DI NAPOLI FEDERICO SECONDO Engineer: AIELLO MARCO MATR. 045/004437

Create Date: 16:17:31 01/12/2008 Design Name: Module Name: uart\_con\_div - Behavioral Project Name: Target Devices: Tool versions: Description:

```
3.38.1.2 STD_LOGIC_1164
```

```
STD_LOGIC_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

· uart\_con\_div.vhd

# 3.39 uart\_rx Entity Reference

#### Libraries

- IEEE
- ieee

# **Use Clauses**

- STD\_LOGIC\_1164
- STD\_LOGIC\_ARITH
- STD\_LOGIC\_UNSIGNED
- std\_logic\_1164
- numeric\_std

# Generics

• DBIT integer:= 8

#databits

• SB\_TICK integer:= 16

ticks for stop bits

## **Ports**

- · ck in std logic
- rx in std\_logic
- s\_tick in std\_logic
- rx\_done\_tick out std\_logic
- dout out std\_logic\_vector( 7 downto 0 )

#### 3.39.1 Member Data Documentation

## 3.39.1.1 IEEE

```
IEEE [Library]
```

Company: Engineer: taken from Pong Chu , Wiley , "FPGA PROTOTYPING BY VHDL EXAMPLES"

Create Date: 10:10:15 01/12/2008 Design Name: Module Name: uart\_rx - Behavioral Project Name: Target Devices: Tool versions: Description:

## 3.39.1.2 STD\_LOGIC\_1164

```
STD_LOGIC_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

· uart\_rx.vhd

# 3.40 uart\_serial Entity Reference

#### Libraries

- UNISIM
- ieee

## **Use Clauses**

- VComponents
- std\_logic\_1164
- std\_logic\_unsigned
- numeric\_std

## **Ports**

· reset in std\_logic

Global signal reset control signal.

- · clk in std\_logic
- rx\_data\_serial in std\_logic

Received Serial data from RS232.

rx\_data\_out out std\_logic\_vector( 7 downto 0 )

Received Data.

rx\_data\_en out std\_logic

Received data enable control signal.

rx\_ovf\_err out std\_logic

Received data over frame error detected.

- rx\_parity\_err out std\_logic
- tx\_data\_serial out std\_logic

Transmited Serial data to RS232.

tx\_data\_in in std\_logic\_vector( 7 downto 0 )

Transmited data.

tx\_data\_en in std\_logic

Transmited data latch enable.

- tx\_ch\_rdy out std\_logic
- baud\_sel in std\_logic\_vector(3 downto 0)

Baud value see Note.

• parity\_en in std\_logic

Enable parity control signal active HIGH.

• parity\_type in std\_logic

1:ODD parity / 0:EVEN parity

# 3.40.1 Member Data Documentation

```
3.40.1.1 baud_sel
baud_sel in std_logic_vector( 3 downto 0 ) [Port]
```

Baud value see Note.

Transmition channel ready status signal Control command

```
3.40.1.2 ieee
ieee [Library]
```

Use of this source code through a simulator and/or a compiler tool is illegal if not authorised through Author License agreement.

```
3.40.1.3 rx_data_serial

rx_data_serial in std_logic [Port]

Received Serial data from RS232.

14.7456 Mhz Clock frequency Reception channel

3.40.1.4 std_logic_1164

std_logic_1164 [Package]

Version: 1.0 Date: Modifier: Modif.:

3.40.1.5 tx_data_serial
```

Transmited Serial data to RS232.

Received data parity error Transmition channel

tx\_data\_serial out std\_logic [Port]

#### 3.40.1.6 UNISIM

```
UNISIM [Library]
```

Company: UNIVERSITA' DEGLI STUDI DI NAPOLI FEDERICO SECONDO Engineer: AIELLO MARCO MATR. 045/004437

Create Date: 16:17:31 01/12/2008

The documentation for this class was generated from the following file:

· uart\_serial.vhd

# 3.41 uart\_tx Entity Reference

# Libraries

- IEEE
- · ieee

# **Use Clauses**

- STD\_LOGIC\_1164
- STD\_LOGIC\_ARITH
- STD\_LOGIC\_UNSIGNED
- std\_logic\_1164
- numeric\_std

# Generics

```
DBIT integer:= 8

# data bits
SB_TICK integer:= 16

ticks for stop bits
```

#### **Ports**

- ck in std\_logic
- tx\_start in std\_logic
- s\_tick in std\_logic
- din in std\_logic\_vector( 7 downto 0 )
- tx done tick out std\_logic
- tx out std\_logic:=' 1 '

### 3.41.1 Member Data Documentation

```
3.41.1.1 IEEE
```

```
IEEE [Library]
```

Company: Engineer: taken from Pong Chu , Wiley , "FPGA PROTOTYPING BY VHDL EXAMPLES"

Create Date: 10:10:15 01/12/2008 Design Name: Module Name: uart\_tx - Behavioral Project Name: Target Devices: Tool versions: Description:

```
3.41.1.2 STD_LOGIC_1164
```

```
STD_LOGIC_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

uart\_tx.vhd

# **Chapter 4**

# **File Documentation**

4.1 counter_UpMod2n_Re_Sr.vnd File Reference
Contatore modulo 2 alla N.
Entities
counter_UpMod2n_Re_Sr entity
4.1.1 Detailed Description
Contatore modulo 2 alla N.
Author  Gabriele Previtera, Mirko Pennone, Simone Penna
Date 04/03/2019
Version
0.2

# 4.2 display\_7\_segmenti.vhd File Reference

**Dependencies:** Nothings

Componente che permette di pilotare le digit di un display a 7 segmenti.

48 File Documentation

# **Entities**

• display\_7\_segments entity

# 4.2.1 Detailed Description

Componente che permette di pilotare le digit di un display a 7 segmenti.

**Author** 

Gabriele Previtera, Mirko Pennone, Simone Penna

Date

04/03/2019

Version

0.2

# Dependencies:

Nothings

# 4.3 io\_controller.vhd File Reference

Componente che sceglie tra UART e Switch/Led/Display.

# **Entities**

• io\_controller entity

# 4.3.1 Detailed Description

Componente che sceglie tra UART e Switch/Led/Display.

Author

Gabriele Previtera, Mirko Pennone, Simone Penna

Date

04/03/2019

Version

0.2

# Dependencies:

Nothings

# 4.4 io\_switch\_led.vhd File Reference

Componente che gestisce il collegamento tra switch (input) e led (output)

# **Entities**

• io\_switch\_led\_display entity

# 4.4.1 Detailed Description

Componente che gestisce il collegamento tra switch (input) e led (output)

**Author** 

Gabriele Previtera, Mirko Pennone, Simone Penna

Date

04/03/2019

Version

0.2

# Dependencies:

Nothings

50 File Documentation

# Index

ALU, 5	high_bit, 20
IEEE, 5	IEEE, 20
STD LOGIC 1164, 6	STD_LOGIC_1164, 20
anodes_manager, 6	5 · 5 <u>_</u> 5 · 5 · 5 · 5 · 5 · 5 · 5 · 5 · 5 · 5
STD_LOGIC_1164, 7	IEEE
31 <i>D_</i> E0dI0_1104, 7	ALU, 5
baud_gen, 7	
	clock_divisor, 13
STD_LOGIC_1164, 7	decoder, 16
baud_sel	dff, 17
uart_serial, 44	divisore_freq, 19
boot_rom, 8	high_bit, 20
ieee, 8	if_uart, <mark>21</mark>
std_logic_1164, 9	mbr_register, 24
	mic1, 26
cathodes_manager, 9	mpc, 27
STD_LOGIC_1164, 10	neg_edge_reg, 28
clk_wiz_v3_6, 10	negedge_dff, 29
clock_div, 11	oring, 30
ieee, 11	parte_di_controllo, 32
clock_divisor, 12	
IEEE, 13	parte_operativa, 34
STD LOGIC 1164, 13	posedge_reg_enable, 35
control_store, 13	ram, 36
counter UpMod2n Re Sr, 14	shifter, 37
<b>– ·     –  </b>	sistema_mic1, 38
counter_UpMod2n_Re_Sr.vhd, 47	tb_ram, 39
cpool_rom, 14	uart_9600bps, 42
ieee, 15	uart_rx, 43
std_logic_1164, 15	uart_tx, 46
	ieee
decoder, 15	boot_rom, 8
IEEE, 16	clock_div, 11
STD_LOGIC_1164, 16	cpool_rom, 15
decodifica_indirizzi, 16	tb uart vhd, 40
STD_LOGIC_1164, 17	
dff, 17	uart_serial, 44
IEEE, 17	if_uart, 21
STD_LOGIC_1164, 18	IEEE, 21
display_7_segmenti.vhd, 47	STD_LOGIC_1164, 22
display_7_segments, 18	io_controller, 22
divisore_freq, 19	io_controller.vhd, 48
	io_switch_led.vhd, 49
IEEE, 19	io_switch_led_display, 23
STD_LOGIC_1164, 19	
oob mdr	mbr_register, 24
eob_mdr	IEEE, 24
parte_di_controllo, 32	STD_LOGIC_1164, 24
fO	mdr register, 25
f0	STD_LOGIC_1164, 25
parte_di_controllo, 32	mic1, 25
h	
h	IEEE, 26
parte_di_controllo, 32	STD_LOGIC_1164, 26

52 INDEX

mpc, 26	tb_ram, 39
•	
IEEE, 27	uart_9600bps, 42
STD_LOGIC_1164, 27	uart_rx, 43
	uart tx, 46
neg_edge_reg, 27	shifter, 37
IEEE, 28	IEEE, 37
STD_LOGIC_1164, 28	STD_LOGIC_1164, 37
negedge_dff, 28	sistema_mic1, 37
IEEE, 29	IEEE, 38
	,
STD_LOGIC_1164, 29	STD_LOGIC_1164, 38
	sra1
oring, 29	parte di controllo, 32
IEEE, 30	std_logic_1164
•	
STD_LOGIC_1164, 30	boot_rom, 9
	cpool_rom, 15
parte_di_controllo, 30	tb_uart_vhd, 41
eob_mdr, 32	
	uart_serial, 45
f0, 32	
h, 32	TB_SISTEMA_COMPLETO, 40
IEEE, 32	tb_if_uart, 39
sra1, 32	
	tb_ram, 39
wwrite, 33	IEEE, 39
parte operativa, 33	STD LOGIC 1164, 39
IEEE, 34	tb_uart_vhd, 40
•	
STD_LOGIC_1164, 34	ieee, 40
posedge_reg_enable, 35	std_logic_1164, 41
IEEE, 35	tx_data_serial
STD_LOGIC_1164, 35	uart_serial, 45
rom 26	LINICINA
ram, 36	UNISIM
IEEE, 36	uart_serial, 45
IEEE, 36 STD_LOGIC_1164, 36	uart_serial, 45 uart_9600bps, 41
IEEE, 36	uart_serial, 45
IEEE, 36 STD_LOGIC_1164, 36 rx_data_serial	uart_serial, 45 uart_9600bps, 41 IEEE, 42
IEEE, 36 STD_LOGIC_1164, 36	uart_serial, 45 uart_9600bps, 41 IEEE, 42 STD_LOGIC_1164, 42
IEEE, 36 STD_LOGIC_1164, 36 rx_data_serial uart_serial, 44	uart_serial, 45 uart_9600bps, 41 IEEE, 42 STD_LOGIC_1164, 42 uart_rx, 42
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164	uart_serial, 45 uart_9600bps, 41 IEEE, 42 STD_LOGIC_1164, 42 uart_rx, 42 IEEE, 43
IEEE, 36 STD_LOGIC_1164, 36 rx_data_serial uart_serial, 44	uart_serial, 45 uart_9600bps, 41 IEEE, 42 STD_LOGIC_1164, 42 uart_rx, 42
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6	uart_serial, 45 uart_9600bps, 41 IEEE, 42 STD_LOGIC_1164, 42 uart_rx, 42 IEEE, 43 STD_LOGIC_1164, 43
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7	uart_serial, 45 uart_9600bps, 41 IEEE, 42 STD_LOGIC_1164, 42 uart_rx, 42 IEEE, 43 STD_LOGIC_1164, 43 uart_serial, 43
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7	uart_serial, 45 uart_9600bps, 41 IEEE, 42 STD_LOGIC_1164, 42 uart_rx, 42 IEEE, 43 STD_LOGIC_1164, 43 uart_serial, 43 baud_sel, 44
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7 cathodes_manager, 10	uart_serial, 45 uart_9600bps, 41 IEEE, 42 STD_LOGIC_1164, 42 uart_rx, 42 IEEE, 43 STD_LOGIC_1164, 43 uart_serial, 43 baud_sel, 44 ieee, 44
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7	uart_serial, 45 uart_9600bps, 41 IEEE, 42 STD_LOGIC_1164, 42 uart_rx, 42 IEEE, 43 STD_LOGIC_1164, 43 uart_serial, 43 baud_sel, 44
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7 cathodes_manager, 10 clock_divisor, 13	uart_serial, 45 uart_9600bps, 41 IEEE, 42 STD_LOGIC_1164, 42 uart_rx, 42 IEEE, 43 STD_LOGIC_1164, 43 uart_serial, 43 baud_sel, 44 ieee, 44 rx_data_serial, 44
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7 cathodes_manager, 10 clock_divisor, 13 decoder, 16	uart_serial, 45 uart_9600bps, 41 IEEE, 42 STD_LOGIC_1164, 42 uart_rx, 42 IEEE, 43 STD_LOGIC_1164, 43 uart_serial, 43 baud_sel, 44 ieee, 44 rx_data_serial, 44 std_logic_1164, 45
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7 cathodes_manager, 10 clock_divisor, 13 decoder, 16 decodifica_indirizzi, 17	uart_serial, 45 uart_9600bps, 41 IEEE, 42 STD_LOGIC_1164, 42 uart_rx, 42 IEEE, 43 STD_LOGIC_1164, 43 uart_serial, 43 baud_sel, 44 ieee, 44 rx_data_serial, 44 std_logic_1164, 45 tx_data_serial, 45
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7 cathodes_manager, 10 clock_divisor, 13 decoder, 16	uart_serial, 45 uart_9600bps, 41 IEEE, 42 STD_LOGIC_1164, 42 uart_rx, 42 IEEE, 43 STD_LOGIC_1164, 43 uart_serial, 43 baud_sel, 44 ieee, 44 rx_data_serial, 44 std_logic_1164, 45 tx_data_serial, 45 UNISIM, 45
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7 cathodes_manager, 10 clock_divisor, 13 decoder, 16 decodifica_indirizzi, 17	uart_serial, 45 uart_9600bps, 41 IEEE, 42 STD_LOGIC_1164, 42 uart_rx, 42 IEEE, 43 STD_LOGIC_1164, 43 uart_serial, 43 baud_sel, 44 ieee, 44 rx_data_serial, 44 std_logic_1164, 45 tx_data_serial, 45
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7 cathodes_manager, 10 clock_divisor, 13 decoder, 16 decodifica_indirizzi, 17 dff, 18 divisore_freq, 19	uart_serial, 45 uart_9600bps, 41 IEEE, 42 STD_LOGIC_1164, 42 uart_rx, 42 IEEE, 43 STD_LOGIC_1164, 43 uart_serial, 43 baud_sel, 44 ieee, 44 rx_data_serial, 44 std_logic_1164, 45 tx_data_serial, 45 UNISIM, 45 uart_tx, 45
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7 cathodes_manager, 10 clock_divisor, 13 decoder, 16 decodifica_indirizzi, 17 dff, 18 divisore_freq, 19 high_bit, 20	uart_serial, 45 uart_9600bps, 41 IEEE, 42 STD_LOGIC_1164, 42 uart_rx, 42 IEEE, 43 STD_LOGIC_1164, 43 uart_serial, 43 baud_sel, 44 ieee, 44 rx_data_serial, 44 std_logic_1164, 45 tx_data_serial, 45 UNISIM, 45 uart_tx, 45 IEEE, 46
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7 cathodes_manager, 10 clock_divisor, 13 decoder, 16 decodifica_indirizzi, 17 dff, 18 divisore_freq, 19 high_bit, 20 if_uart, 22	uart_serial, 45 uart_9600bps, 41 IEEE, 42 STD_LOGIC_1164, 42 uart_rx, 42 IEEE, 43 STD_LOGIC_1164, 43 uart_serial, 43 baud_sel, 44 ieee, 44 rx_data_serial, 44 std_logic_1164, 45 tx_data_serial, 45 UNISIM, 45 uart_tx, 45
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7 cathodes_manager, 10 clock_divisor, 13 decoder, 16 decodifica_indirizzi, 17 dff, 18 divisore_freq, 19 high_bit, 20	uart_serial, 45 uart_9600bps, 41     IEEE, 42     STD_LOGIC_1164, 42 uart_rx, 42     IEEE, 43     STD_LOGIC_1164, 43 uart_serial, 43     baud_sel, 44     ieee, 44     rx_data_serial, 44     std_logic_1164, 45     tx_data_serial, 45     UNISIM, 45 uart_tx, 45     IEEE, 46     STD_LOGIC_1164, 46
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7 cathodes_manager, 10 clock_divisor, 13 decoder, 16 decodifica_indirizzi, 17 dff, 18 divisore_freq, 19 high_bit, 20 if_uart, 22 mbr_register, 24	uart_serial, 45 uart_9600bps, 41 IEEE, 42 STD_LOGIC_1164, 42 uart_rx, 42 IEEE, 43 STD_LOGIC_1164, 43 uart_serial, 43 baud_sel, 44 ieee, 44 rx_data_serial, 44 std_logic_1164, 45 tx_data_serial, 45 UNISIM, 45 uart_tx, 45 IEEE, 46
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7 cathodes_manager, 10 clock_divisor, 13 decoder, 16 decodifica_indirizzi, 17 dff, 18 divisore_freq, 19 high_bit, 20 if_uart, 22 mbr_register, 24 mdr_register, 25	uart_serial, 45 uart_9600bps, 41     IEEE, 42     STD_LOGIC_1164, 42 uart_rx, 42     IEEE, 43     STD_LOGIC_1164, 43 uart_serial, 43     baud_sel, 44     ieee, 44     rx_data_serial, 44     std_logic_1164, 45     tx_data_serial, 45     UNISIM, 45 uart_tx, 45     IEEE, 46     STD_LOGIC_1164, 46
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7 cathodes_manager, 10 clock_divisor, 13 decoder, 16 decodifica_indirizzi, 17 dff, 18 divisore_freq, 19 high_bit, 20 if_uart, 22 mbr_register, 24 mdr_register, 25 mic1, 26	uart_serial, 45 uart_9600bps, 41     IEEE, 42     STD_LOGIC_1164, 42 uart_rx, 42     IEEE, 43     STD_LOGIC_1164, 43 uart_serial, 43     baud_sel, 44     ieee, 44     rx_data_serial, 44     std_logic_1164, 45     tx_data_serial, 45     UNISIM, 45 uart_tx, 45     IEEE, 46     STD_LOGIC_1164, 46  wwrite
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7 cathodes_manager, 10 clock_divisor, 13 decoder, 16 decodifica_indirizzi, 17 dff, 18 divisore_freq, 19 high_bit, 20 if_uart, 22 mbr_register, 24 mdr_register, 25 mic1, 26 mpc, 27	uart_serial, 45 uart_9600bps, 41     IEEE, 42     STD_LOGIC_1164, 42 uart_rx, 42     IEEE, 43     STD_LOGIC_1164, 43 uart_serial, 43     baud_sel, 44     ieee, 44     rx_data_serial, 44     std_logic_1164, 45     tx_data_serial, 45     UNISIM, 45 uart_tx, 45     IEEE, 46     STD_LOGIC_1164, 46  wwrite
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7 cathodes_manager, 10 clock_divisor, 13 decoder, 16 decodifica_indirizzi, 17 dff, 18 divisore_freq, 19 high_bit, 20 if_uart, 22 mbr_register, 24 mdr_register, 25 mic1, 26	uart_serial, 45 uart_9600bps, 41     IEEE, 42     STD_LOGIC_1164, 42 uart_rx, 42     IEEE, 43     STD_LOGIC_1164, 43 uart_serial, 43     baud_sel, 44     ieee, 44     rx_data_serial, 44     std_logic_1164, 45     tx_data_serial, 45     UNISIM, 45 uart_tx, 45     IEEE, 46     STD_LOGIC_1164, 46  wwrite
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7 cathodes_manager, 10 clock_divisor, 13 decoder, 16 decodifica_indirizzi, 17 dff, 18 divisore_freq, 19 high_bit, 20 if_uart, 22 mbr_register, 24 mdr_register, 25 mic1, 26 mpc, 27 neg_edge_reg, 28	uart_serial, 45 uart_9600bps, 41     IEEE, 42     STD_LOGIC_1164, 42 uart_rx, 42     IEEE, 43     STD_LOGIC_1164, 43 uart_serial, 43     baud_sel, 44     ieee, 44     rx_data_serial, 44     std_logic_1164, 45     tx_data_serial, 45     UNISIM, 45 uart_tx, 45     IEEE, 46     STD_LOGIC_1164, 46  wwrite
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7 cathodes_manager, 10 clock_divisor, 13 decoder, 16 decodifica_indirizzi, 17 dff, 18 divisore_freq, 19 high_bit, 20 if_uart, 22 mbr_register, 24 mdr_register, 25 mic1, 26 mpc, 27 neg_edge_reg, 28 negedge_dff, 29	uart_serial, 45 uart_9600bps, 41     IEEE, 42     STD_LOGIC_1164, 42 uart_rx, 42     IEEE, 43     STD_LOGIC_1164, 43 uart_serial, 43     baud_sel, 44     ieee, 44     rx_data_serial, 44     std_logic_1164, 45     tx_data_serial, 45     UNISIM, 45 uart_tx, 45     IEEE, 46     STD_LOGIC_1164, 46  wwrite
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7 cathodes_manager, 10 clock_divisor, 13 decoder, 16 decodifica_indirizzi, 17 dff, 18 divisore_freq, 19 high_bit, 20 if_uart, 22 mbr_register, 24 mdr_register, 25 mic1, 26 mpc, 27 neg_edge_reg, 28 negedge_dff, 29 oring, 30	uart_serial, 45 uart_9600bps, 41     IEEE, 42     STD_LOGIC_1164, 42 uart_rx, 42     IEEE, 43     STD_LOGIC_1164, 43 uart_serial, 43     baud_sel, 44     ieee, 44     rx_data_serial, 44     std_logic_1164, 45     tx_data_serial, 45     UNISIM, 45 uart_tx, 45     IEEE, 46     STD_LOGIC_1164, 46  wwrite
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7 cathodes_manager, 10 clock_divisor, 13 decoder, 16 decodifica_indirizzi, 17 dff, 18 divisore_freq, 19 high_bit, 20 if_uart, 22 mbr_register, 24 mdr_register, 25 mic1, 26 mpc, 27 neg_edge_reg, 28 negedge_dff, 29 oring, 30 parte_operativa, 34	uart_serial, 45 uart_9600bps, 41     IEEE, 42     STD_LOGIC_1164, 42 uart_rx, 42     IEEE, 43     STD_LOGIC_1164, 43 uart_serial, 43     baud_sel, 44     ieee, 44     rx_data_serial, 44     std_logic_1164, 45     tx_data_serial, 45     UNISIM, 45 uart_tx, 45     IEEE, 46     STD_LOGIC_1164, 46  wwrite
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7 cathodes_manager, 10 clock_divisor, 13 decoder, 16 decodifica_indirizzi, 17 dff, 18 divisore_freq, 19 high_bit, 20 if_uart, 22 mbr_register, 24 mdr_register, 25 mic1, 26 mpc, 27 neg_edge_reg, 28 negedge_dff, 29 oring, 30 parte_operativa, 34	uart_serial, 45 uart_9600bps, 41     IEEE, 42     STD_LOGIC_1164, 42 uart_rx, 42     IEEE, 43     STD_LOGIC_1164, 43 uart_serial, 43     baud_sel, 44     ieee, 44     rx_data_serial, 44     std_logic_1164, 45     tx_data_serial, 45     UNISIM, 45 uart_tx, 45     IEEE, 46     STD_LOGIC_1164, 46  wwrite
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7 cathodes_manager, 10 clock_divisor, 13 decoder, 16 decodifica_indirizzi, 17 dff, 18 divisore_freq, 19 high_bit, 20 if_uart, 22 mbr_register, 24 mdr_register, 25 mic1, 26 mpc, 27 neg_edge_reg, 28 negedge_dff, 29 oring, 30 parte_operativa, 34 posedge_reg_enable, 35	uart_serial, 45 uart_9600bps, 41     IEEE, 42     STD_LOGIC_1164, 42 uart_rx, 42     IEEE, 43     STD_LOGIC_1164, 43 uart_serial, 43     baud_sel, 44     ieee, 44     rx_data_serial, 44     std_logic_1164, 45     tx_data_serial, 45     UNISIM, 45 uart_tx, 45     IEEE, 46     STD_LOGIC_1164, 46  wwrite
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7 cathodes_manager, 10 clock_divisor, 13 decoder, 16 decodifica_indirizzi, 17 dff, 18 divisore_freq, 19 high_bit, 20 if_uart, 22 mbr_register, 24 mdr_register, 25 mic1, 26 mpc, 27 neg_edge_reg, 28 negedge_dff, 29 oring, 30 parte_operativa, 34 posedge_reg_enable, 35 ram, 36	uart_serial, 45 uart_9600bps, 41     IEEE, 42     STD_LOGIC_1164, 42 uart_rx, 42     IEEE, 43     STD_LOGIC_1164, 43 uart_serial, 43     baud_sel, 44     ieee, 44     rx_data_serial, 44     std_logic_1164, 45     tx_data_serial, 45     UNISIM, 45 uart_tx, 45     IEEE, 46     STD_LOGIC_1164, 46  wwrite
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7 cathodes_manager, 10 clock_divisor, 13 decoder, 16 decodifica_indirizzi, 17 dff, 18 divisore_freq, 19 high_bit, 20 if_uart, 22 mbr_register, 24 mdr_register, 25 mic1, 26 mpc, 27 neg_edge_reg, 28 negedge_dff, 29 oring, 30 parte_operativa, 34 posedge_reg_enable, 35 ram, 36 shifter, 37	uart_serial, 45 uart_9600bps, 41     IEEE, 42     STD_LOGIC_1164, 42 uart_rx, 42     IEEE, 43     STD_LOGIC_1164, 43 uart_serial, 43     baud_sel, 44     ieee, 44     rx_data_serial, 44     std_logic_1164, 45     tx_data_serial, 45     UNISIM, 45 uart_tx, 45     IEEE, 46     STD_LOGIC_1164, 46  wwrite
IEEE, 36 STD_LOGIC_1164, 36  rx_data_serial uart_serial, 44  STD_LOGIC_1164 ALU, 6 anodes_manager, 7 baud_gen, 7 cathodes_manager, 10 clock_divisor, 13 decoder, 16 decodifica_indirizzi, 17 dff, 18 divisore_freq, 19 high_bit, 20 if_uart, 22 mbr_register, 24 mdr_register, 25 mic1, 26 mpc, 27 neg_edge_reg, 28 negedge_dff, 29 oring, 30 parte_operativa, 34 posedge_reg_enable, 35 ram, 36	uart_serial, 45 uart_9600bps, 41     IEEE, 42     STD_LOGIC_1164, 42 uart_rx, 42     IEEE, 43     STD_LOGIC_1164, 43 uart_serial, 43     baud_sel, 44     ieee, 44     rx_data_serial, 44     std_logic_1164, 45     tx_data_serial, 45     UNISIM, 45 uart_tx, 45     IEEE, 46     STD_LOGIC_1164, 46  wwrite