#### carry\_save

Corso di ASE anno 18/19

Gruppo 14 PREVITERA GABRIELE PENNONE MIRKO PENNA SIMONE

# **Contents**

1	Clas	s Index											1
	1.1	Class	List			 	 	 		 	 		1
2	Clas	s Docu	mentation										3
	2.1	carry_	save Entity	Reference		 	 	 		 	 		3
		2.1.1	Member	Data Docum	entation .	 	 	 		 	 		3
			2.1.1.1	IEEE		 	 	 		 		 •	3
			2.1.1.2	STD_LOG	IC_1164 .	 	 	 		 			4
	2.2	carry_	save_logic	Entity Refer	ence	 	 	 		 		 •	4
		2.2.1	Detailed	Description		 	 	 		 		 •	4
		2.2.2	Member	Data Docum	entation .	 	 	 		 	 		4
			2.2.2.1	IEEE		 	 	 		 		 •	5
			2.2.2.2	STD_LOG	IC_1164 .	 	 	 		 	 		5
	2.3	carry_	save_timin	g Entity Refe	erence	 	 	 		 		 •	5
		2.3.1	Detailed	Description		 	 	 		 	 		5
		2.3.2	Member	Data Docum	entation .	 	 	 		 	 		6
			2.3.2.1	IEEE		 	 	 		 	 		6
			2.3.2.2	STD_LOG	IC_1164 .	 	 	 		 	 		6
	2.4	d_edg	e_in Entity	Reference		 	 	 		 	 		6
	2.5	d_edg	e_out Entit	y Reference		 	 	 		 			7
	2.6	full_ad	der Entity	Reference		 	 	 		 			7
		2.6.1	Detailed	Description		 	 	 		 	 		8
		2.6.2	Member	Data Docum	entation .	 	 	 		 	 		8
			2621	IEEE									8

ii CONTENTS

		2.6.2.2	S	STD_I	LOGI	C_1	164	 		 		 		 				8
2.7	ripple_	_carry_add	der	Entity	/ Refe	eren	ice	 		 		 		 				8
	2.7.1	Detailed	d De	escrip	tion			 		 		 		 				9
	2.7.2	Member	r Da	ata Do	ocume	enta	ation	 		 		 		 				9
		2.7.2.1	C	_in .				 		 		 		 				9
		2.7.2.2	C	_out				 		 		 		 				9
		2.7.2.3	II	EEE				 		 		 		 				9
		2.7.2.4	S	8				 		 		 		 				9
		2.7.2.5	S	STD_I	LOGI	C_1	164	 		 		 		 				9
		2.7.2.6	٧	vidth				 		 		 		 				9
		2.7.2.7	Υ	<b>′</b>				 		 		 		 				9
Index																		11

# **Chapter 1**

# **Class Index**

#### 1.1 Class List

Here are the classes, structs, unions and interfaces with brief descriptions:

entity	carry_save																																				3
entity	carry_save_	logic																																			2
entity	carry_save_	timing																																			
	Uncomm	ent th	e fo	llov	ving	g lik	ora	ry	de	cla	ıra	tio	n i	f ir	nst	ar	ıtia	ιtir	ng	ar	٦y	Χi	lin	ХΙ	ori	mi	tiv	es	s ii	n 1	thi	s c	200	de	)		Ę
entity	d_edge_in																																				(
entity	d_edge_out																																				
entity	full_adder .																																				•
entity	ripple carry	adde	r.																																		8

2 Class Index

# **Chapter 2**

## **Class Documentation**

2.1 carry\_save Entity Reference

#### Libraries

• IEEE

#### **Use Clauses**

• STD\_LOGIC\_1164

#### Generics

• width natural:= 128

#### **Ports**

```
• X in STD_LOGIC_VECTOR(width- 1 downto 0)

    Y in STD_LOGIC_VECTOR(width- 1 downto 0)
```

• Z in STD\_LOGIC\_VECTOR(width- 1 downto 0)

- S out STD\_LOGIC\_VECTOR(width+ 1 downto 0)

#### 2.1.1 Member Data Documentation

#### 2.1.1.1 IEEE

```
IEEE [Library]
```

FEDERICO II, CORSO DI ASE 18/19, Gruppo 14 -

# 2.1.1.2 STD\_LOGIC\_1164 STD\_LOGIC\_1164 [Package] last changes: <14/11/2018> <13/11/2018> <log> create

The documentation for this class was generated from the following file:

· carry save.vhd

#### 2.2 carry\_save\_logic Entity Reference

#### Libraries

• IEEE

#### **Use Clauses**

• STD\_LOGIC\_1164

#### Generics

width NATURAL:= 4

#### **Ports**

```
    X in STD_LOGIC_VECTOR(width-1 downto 0)
    Y in STD_LOGIC_VECTOR(width-1 downto 0)
    Z in STD_LOGIC_VECTOR(width-1 downto 0)
    T out STD_LOGIC_VECTOR(width-1 downto 0)
    somme dei 3 bit di stesso peso di X, Y e Z
    CS out STD_LOGIC_VECTOR(width-1 downto 0)
    riporti uscenti dai carry save blocks
```

#### 2.2.1 Detailed Description

Descrizione Somma tre stringhe di bit per poter realizzare la logica di un carry save e viene posto prima del ripple carry in un carry save adder

#### 2.2.2 Member Data Documentation

# 2.2.2.1 | IEEE | [Library]

FEDERICO II, CORSO DI ASE 18/19, Gruppo 14 -

2.2.2.2 STD\_LOGIC\_1164

```
STD_LOGIC_1164 [Package]
```

last changes: <14/11/2018> <13/11/2018> <log> create

The documentation for this class was generated from the following file:

· carry\_save\_logic.vhd

#### 2.3 carry\_save\_timing Entity Reference

Uncomment the following library declaration if instantiating any Xilinx primitives in this code.

#### Libraries

• IEEE

#### **Use Clauses**

• STD LOGIC 1164

#### Generics

width natural:= 32

#### **Ports**

- · clock in STD\_LOGIC
- X in STD\_LOGIC\_VECTOR(width- 1 downto 0)
- Y in STD\_LOGIC\_VECTOR(width- 1 downto 0)
- Z in STD\_LOGIC\_VECTOR(width- 1 downto 0)
- S out STD\_LOGIC\_VECTOR(width+ 1 downto 0)

#### 2.3.1 Detailed Description

Uncomment the following library declaration if instantiating any Xilinx primitives in this code.

Uncomment the following library declaration if using arithmetic functions with Signed or Unsigned values

#### 2.3.2 Member Data Documentation

#### 2.3.2.1 IEEE

```
IEEE [Library]
```

Company: Engineer:

Create Date: 14:00:52 02/16/2019 Design Name: Module Name: carry\_save\_timing - Behavioral Project Name: Target Devices: Tool versions: Description:

#### 2.3.2.2 STD\_LOGIC\_1164

```
STD_LOGIC_1164 [Package]
```

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

• carry\_save\_timing.vhd

#### 2.4 d\_edge\_in Entity Reference

#### Libraries

• ieee

#### **Use Clauses**

- std\_logic\_1164
- all

#### Generics

width natural:= 8

#### **Ports**

- clock in STD\_LOGIC
- D in STD\_LOGIC\_VECTOR(width- 1 downto 0)
- Q out STD\_LOGIC\_VECTOR(width- 1 downto 0)

The documentation for this class was generated from the following file:

d\_edge\_in.vhd

#### 2.5 d\_edge\_out Entity Reference

#### Libraries

• ieee

#### **Use Clauses**

- std\_logic\_1164
- all

#### Generics

• width natural:= 8

#### **Ports**

- clock in STD\_LOGIC
- D in STD\_LOGIC\_VECTOR(width- 1 downto 0)
- Q out STD\_LOGIC\_VECTOR(width- 1 downto 0)

The documentation for this class was generated from the following file:

• d\_edge\_out.vhd

#### 2.6 full\_adder Entity Reference

#### Libraries

• IEEE

#### **Use Clauses**

• STD\_LOGIC\_1164

#### **Ports**

x in STD\_LOGIC

full\_adder input : addendo

y in STD\_LOGIC

full\_adder input : addendo

• c\_in in STD\_LOGIC

full\_adder input : carry in ingresso

s out STD\_LOGIC

full\_adder output : somma

c\_out out STD\_LOGIC

full\_adder output : carry

#### 2.6.1 Detailed Description

Descrizione Somma i 3 bit in ingresso (2 addendi e 1 carry in ingresso). In uscita abbiamo il risultato della somma sul bit S e il riporto sul bit C.

#### 2.6.2 Member Data Documentation

```
2.6.2.1 IEEE

IEEE [Library]

FEDERICO II, CORSO DI ASE 18/19, Gruppo 14 –

2.6.2.2 STD_LOGIC_1164

STD_LOGIC_1164 [Package]

last changes: <11/11/2018> <15/10/2018> <log> Aggiunta doc doxygen
```

The documentation for this class was generated from the following file:

full\_adder.vhd

#### 2.7 ripple\_carry\_adder Entity Reference

#### Libraries

• IEEE

#### **Use Clauses**

• STD\_LOGIC\_1164

#### Generics

• width NATURAL:= 8

#### **Ports**

```
• X in STD_LOGIC_VECTOR(width - 1 downto 0)
```

- Y in STD\_LOGIC\_VECTOR(width 1 downto 0)
- c\_in in STD\_LOGIC
- S out STD\_LOGIC\_VECTOR(width 1 downto 0)
- c\_out out STD\_LOGIC

ripple\_carry\_adder output: carry

#### 2.7.1 Detailed Description

Descrizione Somma le 2 stringe di bit in ingresso (2 addendi) e 1 bit (carry in ingresso). Caratterizzato da una serie di full\_adder in cascata che propagano il riporto.

In uscita abbiamo il risultato della somma sul bit S e il riporto sul bit C.

#### 2.7.2 Member Data Documentation

```
2.7.2.1 c in
c_in in STD_LOGIC [Port]
ripple_carry_adder input: addendo
2.7.2.2 c_out
c_out out STD_LOGIC [Port]
ripple_carry_adder output: carry
ripple_carry_adder output: somma
2.7.2.3 IEEE
IEEE [Library]
FEDERICO II, CORSO DI ASE 18/19, Gruppo 14 -
2.7.2.4 S
S out STD_LOGIC_VECTOR(width - 1 downto 0 )
ripple_carry_adder input : carry in ingresso
2.7.2.5 STD_LOGIC_1164
STD_LOGIC_1164 [Package]
last changes: <11/11/2018><15/10/2018><log> Aggiunta doc doxygen
2.7.2.6 width
width NATURAL:= 8
                       [Generic]
usato per definire il parallelismo del ripple_carry_adder
2.7.2.7 Y
Y in STD_LOGIC_VECTOR(width - 1 downto 0 ) [Port]
ripple_carry_adder input: addendo
The documentation for this class was generated from the following file:
```

· ripple\_carry\_adder.vhd

### Index

```
c_in
    ripple_carry_adder, 9
c_out
    ripple_carry_adder, 9
carry_save, 3
    IEEE, 3
    STD_LOGIC_1164, 3
carry_save_logic, 4
    IEEE, 4
    STD_LOGIC_1164, 5
carry_save_timing, 5
    IEEE, 6
    STD_LOGIC_1164, 6
d_edge_in, 6
d_edge_out, 7
full_adder, 7
    IEEE, 8
    STD_LOGIC_1164, 8
IEEE
    carry_save, 3
    carry_save_logic, 4
    carry_save_timing, 6
    full_adder, 8
    ripple_carry_adder, 9
ripple_carry_adder, 8
    c_in, 9
    c out, 9
    IEEE, 9
    S, 9
    STD_LOGIC_1164, 9
    width, 9
    Y, 9
S
    ripple_carry_adder, 9
STD_LOGIC_1164
    carry_save, 3
    carry_save_logic, 5
    carry_save_timing, 6
    full_adder, 8
    ripple_carry_adder, 9
width
    ripple_carry_adder, 9
Υ
    ripple_carry_adder, 9
```