

rca\_tre\_operandi

Corso di ASE anno 18/19

Gruppo 14

PREVITERA GABRIELE

PENNONE MIRKO

PENNA SIMONE



# Contents

<b>1</b>	<b>Class Index</b>	<b>1</b>
1.1	Class List . . . . .	1
<b>2</b>	<b>Class Documentation</b>	<b>3</b>
2.1	carry_save_logic Entity Reference . . . . .	3
2.1.1	Detailed Description . . . . .	3
2.1.2	Member Data Documentation . . . . .	3
2.1.2.1	IEEE . . . . .	4
2.1.2.2	STD_LOGIC_1164 . . . . .	4
2.2	d_edge_in Entity Reference . . . . .	4
2.2.1	Member Data Documentation . . . . .	4
2.2.1.1	ieee . . . . .	4
2.2.1.2	std_logic_1164 . . . . .	5
2.3	d_edge_out Entity Reference . . . . .	5
2.3.1	Member Data Documentation . . . . .	5
2.3.1.1	ieee . . . . .	5
2.3.1.2	std_logic_1164 . . . . .	6
2.4	full_adder Entity Reference . . . . .	6
2.4.1	Detailed Description . . . . .	6
2.4.2	Member Data Documentation . . . . .	6
2.4.2.1	IEEE . . . . .	7
2.4.2.2	STD_LOGIC_1164 . . . . .	7
2.5	rca_tre_operandi Entity Reference . . . . .	7
2.5.1	Member Data Documentation . . . . .	7

2.5.1.1	IEEE	7
2.5.1.2	STD_LOGIC_1164	8
2.6	rca_tre_operandi_timing Entity Reference	8
2.6.1	Detailed Description	8
2.6.2	Member Data Documentation	8
2.6.2.1	IEEE	9
2.6.2.2	STD_LOGIC_1164	9
2.7	ripple_carry_adder Entity Reference	9
2.7.1	Detailed Description	9
2.7.2	Member Data Documentation	10
2.7.2.1	c_in	10
2.7.2.2	c_out	10
2.7.2.3	IEEE	10
2.7.2.4	S	10
2.7.2.5	STD_LOGIC_1164	10
2.7.2.6	width	10
2.7.2.7	Y	10
	<b>Index</b>	<b>11</b>

# Chapter 1

## Class Index

### 1.1 Class List

Here are the classes, structs, unions and interfaces with brief descriptions:

entity <a href="#">carry_save_logic</a> . . . . .	3
entity <a href="#">d_edge_in</a> . . . . .	4
entity <a href="#">d_edge_out</a> . . . . .	5
entity <a href="#">full_adder</a> . . . . .	6
entity <a href="#">rca_tre_operandi</a> . . . . .	7
entity <a href="#">rca_tre_operandi_timing</a>	
Uncomment the following library declaration if instantiating any Xilinx primitives in this code . . .	8
entity <a href="#">ripple_carry_adder</a> . . . . .	9



## Chapter 2

# Class Documentation

### 2.1 carry\_save\_logic Entity Reference

#### Libraries

- [IEEE](#)

#### Use Clauses

- [STD\\_LOGIC\\_1164](#)

#### Generics

- [width](#) **NATURAL** := **4**

#### Ports

- **X** in **STD\_LOGIC\_VECTOR**(width- **1** downto **0**)
- **Y** in **STD\_LOGIC\_VECTOR**(width- **1** downto **0**)
- **Z** in **STD\_LOGIC\_VECTOR**(width- **1** downto **0**)
- **T** out **STD\_LOGIC\_VECTOR**(width- **1** downto **0**)  
*somme dei 3 bit di stesso peso di X, Y e Z*
- **CS** out **STD\_LOGIC\_VECTOR**(width- **1** downto **0**)  
*riporti uscenti dai carry save blocks*

#### 2.1.1 Detailed Description

Descrizione Somma tre stringhe di bit per poter realizzare la logica di un carry save e viene posto prima del ripple carry in un carry save adder

#### 2.1.2 Member Data Documentation

### 2.1.2.1 IEEE

[IEEE](#) [Library]

FEDERICO II , CORSO DI ASE 18/19, Gruppo 14 –

### 2.1.2.2 STD\_LOGIC\_1164

[STD\\_LOGIC\\_1164](#) [Package]

last changes: <14/11/2018> <13/11/2018> <log> create

The documentation for this class was generated from the following file:

- [carry\\_save\\_logic.vhd](#)

## 2.2 d\_edge\_in Entity Reference

### Libraries

- [ieee](#)

### Use Clauses

- [std\\_logic\\_1164](#)
- [all](#)

### Generics

- [width](#) **natural:= 8**

### Ports

- [clock](#) in STD\_LOGIC
- [D](#) in STD\_LOGIC\_VECTOR(width- **1** downto **0** )
- [Q](#) out STD\_LOGIC\_VECTOR(width- **1** downto **0** )

### 2.2.1 Member Data Documentation

#### 2.2.1.1 ieee

[ieee](#) [Library]

D Flip-Flop (ESD book Chapter 2.3.1) by Weijun Zhang, 04/2001



### 2.2.1.2 std\_logic\_1164

[std\\_logic\\_1164](#) [Package]

Flip-flop is the basic component in sequential logic design we assign input signal to the output at the clock rising edge

The documentation for this class was generated from the following file:

- [d\\_edge\\_in.vhd](#)

## 2.3 d\_edge\_out Entity Reference

### Libraries

- [ieee](#)

### Use Clauses

- [std\\_logic\\_1164](#)
- [all](#)

### Generics

- [width](#) **natural** := **8**

### Ports

- [clock](#) in STD\_LOGIC
- [D](#) in STD\_LOGIC\_VECTOR(width- **1** downto **0** )
- [Q](#) out STD\_LOGIC\_VECTOR(width- **1** downto **0** )

### 2.3.1 Member Data Documentation

#### 2.3.1.1 ieee

[ieee](#) [Library]

D Flip-Flop (ESD book Chapter 2.3.1) by Weijun Zhang, 04/2001

### 2.3.1.2 std\_logic\_1164

[std\\_logic\\_1164](#) [Package]

Flip-flop is the basic component in sequential logic design we assign input signal to the output at the clock rising edge

The documentation for this class was generated from the following file:

- [d\\_edge\\_out.vhd](#)

## 2.4 full\_adder Entity Reference

### Libraries

- [IEEE](#)

### Use Clauses

- [STD\\_LOGIC\\_1164](#)

### Ports

- [x](#) in **STD\_LOGIC**  
*full\_adder input : addendo*
- [y](#) in **STD\_LOGIC**  
*full\_adder input : addendo*
- [c\\_in](#) in **STD\_LOGIC**  
*full\_adder input : carry in ingresso*
- [s](#) out **STD\_LOGIC**  
*full\_adder output : somma*
- [c\\_out](#) out **STD\_LOGIC**  
*full\_adder output : carry*

### 2.4.1 Detailed Description

Descrizione Somma i 3 bit in ingresso (2 addendi e 1 carry in ingresso).  
In uscita abbiamo il risultato della somma sul bit S e il riporto sul bit C.

### 2.4.2 Member Data Documentation

#### 2.4.2.1 IEEE

[IEEE](#) [Library]

FEDERICO II , CORSO DI ASE 18/19, Gruppo 14 –

#### 2.4.2.2 STD\_LOGIC\_1164

[STD\\_LOGIC\\_1164](#) [Package]

last changes: <11/11/2018> <15/10/2018> <log> Aggiunta doc doxygen

The documentation for this class was generated from the following file:

- full\_adder.vhd

## 2.5 rca\_tre\_operandi Entity Reference

### Libraries

- [IEEE](#)

### Use Clauses

- [STD\\_LOGIC\\_1164](#)

### Generics

- [width](#) natural:= **128**

### Ports

- [X](#) in STD\_LOGIC\_VECTOR(width- **1** downto **0** )
- [Y](#) in STD\_LOGIC\_VECTOR(width- **1** downto **0** )
- [Z](#) in STD\_LOGIC\_VECTOR(width- **1** downto **0** )
- [S](#) out STD\_LOGIC\_VECTOR(width+ **1** downto **0** )

### 2.5.1 Member Data Documentation

#### 2.5.1.1 IEEE

[IEEE](#) [Library]

FEDERICO II , CORSO DI ASE 18/19, Gruppo 14 –

### 2.5.1.2 STD\_LOGIC\_1164

[STD\\_LOGIC\\_1164](#) [Package]

last changes: <14/11/2018> <13/11/2018> <log> create

The documentation for this class was generated from the following file:

- `carry_save.vhd`

## 2.6 rca\_tre\_operandi\_timing Entity Reference

Uncomment the following library declaration if instantiating any Xilinx primitives in this code.

### Libraries

- [IEEE](#)

### Use Clauses

- [STD\\_LOGIC\\_1164](#)

### Generics

- `width natural:= 4`

### Ports

- `clock` in STD\_LOGIC
- `X` in STD\_LOGIC\_VECTOR(width- 1 downto 0 )
- `Y` in STD\_LOGIC\_VECTOR(width- 1 downto 0 )
- `Z` in STD\_LOGIC\_VECTOR(width- 1 downto 0 )
- `S` out STD\_LOGIC\_VECTOR(width+ 1 downto 0 )

### 2.6.1 Detailed Description

Uncomment the following library declaration if instantiating any Xilinx primitives in this code.

Uncomment the following library declaration if using arithmetic functions with Signed or Unsigned values

### 2.6.2 Member Data Documentation

### 2.6.2.1 IEEE

[IEEE](#) [Library]

Company: Engineer:

Create Date: 14:00:52 02/16/2019 Design Name: Module Name: [rca\\_tre\\_operandi\\_timing](#) - Behavioral Project  
Name: Target Devices: Tool versions: Description:

### 2.6.2.2 STD\_LOGIC\_1164

[STD\\_LOGIC\\_1164](#) [Package]

Revision: Revision 0.01 - File Created Additional Comments:

The documentation for this class was generated from the following file:

- [carry\\_save\\_timing.vhd](#)

## 2.7 ripple\_carry\_adder Entity Reference

### Libraries

- [IEEE](#)

### Use Clauses

- [STD\\_LOGIC\\_1164](#)

### Generics

- [width](#) **NATURAL:= 8**

### Ports

- [X](#) in [STD\\_LOGIC\\_VECTOR](#)([width](#) - 1 downto 0 )
- [Y](#) in [STD\\_LOGIC\\_VECTOR](#)([width](#) - 1 downto 0 )
- [c\\_in](#) in [STD\\_LOGIC](#)
- [S](#) out [STD\\_LOGIC\\_VECTOR](#)([width](#) - 1 downto 0 )
- [c\\_out](#) out [STD\\_LOGIC](#)

*[ripple\\_carry\\_adder](#) output: carry*

### 2.7.1 Detailed Description

Descrizione Somma le 2 stringe di bit in ingresso (2 addendi ) e 1 bit (carry in ingresso). Caratterizzato da una serie di [full\\_adder](#) in cascata che propagano il riporto.

In uscita abbiamo il risultato della somma sul bit S e il riporto sul bit C.

## 2.7.2 Member Data Documentation

### 2.7.2.1 c\_in

`c_in` in `STD_LOGIC` [Port]

`ripple_carry_adder` input: addendo

### 2.7.2.2 c\_out

`c_out` out `STD_LOGIC` [Port]

`ripple_carry_adder` output: carry

`ripple_carry_adder` output: somma

### 2.7.2.3 IEEE

`IEEE` [Library]

FEDERICO II , CORSO DI ASE 18/19, Gruppo 14 –

### 2.7.2.4 S

`S` out `STD_LOGIC_VECTOR`(`width - 1` downto `0` ) [Port]

`ripple_carry_adder` input : carry in ingresso

### 2.7.2.5 STD\_LOGIC\_1164

`STD_LOGIC_1164` [Package]

last changes: <11/11/2018> <15/10/2018> <log> Aggiunta doc doxygen

### 2.7.2.6 width

`width` `NATURAL` := `8` [Generic]

usato per definire il parallelismo del `ripple_carry_adder`

### 2.7.2.7 Y

`Y` in `STD_LOGIC_VECTOR`(`width - 1` downto `0` ) [Port]

`ripple_carry_adder` input: addendo

The documentation for this class was generated from the following file:

- `ripple_carry_adder.vhd`

# Index

- c\_in
  - ripple\_carry\_adder, [10](#)
- c\_out
  - ripple\_carry\_adder, [10](#)
- carry\_save\_logic, [3](#)
  - IEEE, [3](#)
  - STD\_LOGIC\_1164, [4](#)
- d\_edge\_in, [4](#)
  - ieee, [4](#)
  - std\_logic\_1164, [4](#)
- d\_edge\_out, [5](#)
  - ieee, [5](#)
  - std\_logic\_1164, [5](#)
- full\_adder, [6](#)
  - IEEE, [6](#)
  - STD\_LOGIC\_1164, [7](#)
- IEEE
  - carry\_save\_logic, [3](#)
  - full\_adder, [6](#)
  - rca\_tre\_operandi, [7](#)
  - rca\_tre\_operandi\_timing, [8](#)
  - ripple\_carry\_adder, [10](#)
- ieee
  - d\_edge\_in, [4](#)
  - d\_edge\_out, [5](#)
- rca\_tre\_operandi, [7](#)
  - IEEE, [7](#)
  - STD\_LOGIC\_1164, [7](#)
- rca\_tre\_operandi\_timing, [8](#)
  - IEEE, [8](#)
  - STD\_LOGIC\_1164, [9](#)
- ripple\_carry\_adder, [9](#)
  - c\_in, [10](#)
  - c\_out, [10](#)
  - IEEE, [10](#)
  - S, [10](#)
  - STD\_LOGIC\_1164, [10](#)
  - width, [10](#)
  - Y, [10](#)
- S
  - ripple\_carry\_adder, [10](#)
- STD\_LOGIC\_1164
  - carry\_save\_logic, [4](#)
  - full\_adder, [7](#)
  - rca\_tre\_operandi, [7](#)
  - rca\_tre\_operandi\_timing, [9](#)
  - ripple\_carry\_adder, [10](#)
- std\_logic\_1164
  - d\_edge\_in, [4](#)
  - d\_edge\_out, [5](#)
- width
  - ripple\_carry\_adder, [10](#)
- Y
  - ripple\_carry\_adder, [10](#)