COMP ENG 2DI4 Digital Logic

Lab 2: Combinational Logic


Due date: Friday, October 22nd, 2021 By: Jil Shah, shahj29, 400252316 Shiv Thakar, thakas4, 400247588

As a future member of the engineering profession, the student is responsible for performing the required work in an honest manner, without plagiarism and cheating. Submitting this work with my name and student number is a statement and understanding that this work is my own and adheres to the Academic Integrity Policy of McMaster University and the Code of Conduct of the Professional Engineers of Ontario.


Submitted by: Jil Shah, Shiv Thakar

Pre-Laboratory Preparation


 A multiplexer is a type of combinational circuit that has many different input lines that selects binary code from one input and directs it to one output line. An example for a multiplexer in a digital system is telephone networks, in this situation there are multiple audio signals that are integrated on a single line with the use of multiplexers. This allows the audio signals to be isolated and reach the recipient.



2. An encoder is a type of digital circuit that inverses the results of a decoder circuit. An encoder consists of *n* output lines and 2*n* input lines. The encoder generates binary code depending on the input values on each line. An application in which encoders are used is large cranes, the encoders are mounted directly onto the motor shaft, this is so the position feedback can be returned and used to determine when the load can be released or picked up.



3. A decoder is a type of combinational circuit that consists of *n* inputs and 2*n* outputs. Decoders are used as a means of translation coded information from one type input to another. An example of a decoder is found in the control unit of the central processing unit, in this case the decoder will decode the different instructions, this is so the specific control lines are activated; the different operations in the arithmetic logic unit (ALU) and the central processing unit (CPU).



4. A Binary Coded Decimal (BCD) is an encoder that is used to convert decimal numbers into their binary equivalents. It is an easy way to represent decimal values, since each digit is represented

by its own four-bit binary value. An application for BCD is how the BIOS in some personal computers directly uses BCD's to store date and time. This is because the real-time clock chip in the motherboard provides the time encoded in BCD and this form can be easily converted to a display by using ASCII.

5. Minimize the following boolean function and draw the circuit diagram.

$$F(a, b, c, d) = \sum (0, 2, 5, 7, 8, 10, 13, 15)$$

a) Complete the correct K-map of function F(a,b,c,d)


b) Write F(a,b,c,d) in standard form

$$F_m = a'b'c'd' + a'b'cd' + a'b'c'd' + a'bc'd + a'bcd + ab'c'd' + ab'cd' + abc'd + abcd$$

c) Write the minimized boolean F(a,b,c,d) function using K-map reduction techniques.

$$F_m = b'd' + bd$$

d) Write the minimized boolean F(a,b,c,d) function using only NAND gates. Show how you verified the minimized circuit.



$$F_m = ((b * d)' * ((b * b)' * (d * d)')')';$$
 NAND Equation

$$F_m = ((b * d)' * (b' * d')')'$$
; Theorem 1: x*x=x

$$F_m = ((b' + d') * ((b + d)')')'$$
; Theorem 5, Demorgan: $(x+y)' = x'y'$

$$F_m = ((b' + d') * (b + d))'$$
; Theorem 3, involution: (x')'


$$F_m = (b' + d')' + (b + d)'$$
; Theorem 5, Demorgan b: $(x*y)' = x' + y'$

$$F_m = ((bd)')' + b'd'$$
; Theorem 5, Demorgan a: $(x+y)' + x'y'$

$$F_m = bd + b'd'$$
; Theorem 3, involution: (x')'


$$F_m = b'd' + bd$$
; rearrange

e) Use logic symbols to draw the minimized boolean F(a,b,c,d) function using only NAND gates.



2.4.1 The Karnaugh-Map for Boolean Minimization

Circuit:



Simulation Results:

Combination #	A	В	C	D	F
1	0	0	0	1	0
2	1	0	1	0	1
3	1	1	0	0	0
4	0	1	1	1	1

Combination 1:

Value at	0 ps	10.0 ns	20.0 ns	30.0 ns	40.0 ns	50.0
	0 ps ↓					
B 0						
В0						
B 0						
B 1						
B 0						
	B 0 B 0 B 0 B 1	0 ps	Value at Ops B 0 B 0 B 0 B 1	Value at Ops B 0 B 0 B 0 B 1	Value at Ops B 0 B 0 B 0 B 1	Value at Ops B 0 B 0 B 0 B 1

Combination 2:

	Value at	0 ps	10.0 ns	20.0 ns	30.0 ns	40.0 ns	50.0
Name		0 ps ⊿					
В	B 0						
D	B 0						
F	B 1						
Α	B 1						
С	B 1						

Combination 3:


Name	Value at 0 ps	0 ps 0 ps	10.0 ns	20.0 ns	30.0 ns	40.0 ns	50.0
	U ps	1					
В	B 1						
D	B 0						
F	B 0						
Α	B 1						
C	B 0						

Combination 4:


	Value at	0 ps 10.	0 ns 20.	.0 ns 30.	.0 ns 40.	0 ns 50.0
Name	0 ps	0 ps				
		1				
В	B 1					
D	B 1					
F	B 1					
Α	B 0					
С	B 1					

Description

Through the various combinations that we tested, 0001,1010,1100, and 0111, we can see that the output matches the ones calculated in the truth table and given to us in the pre-lab. Due to this, we can see that the circuits are built currently and the nand-gate logic circuit was simplified correctly.




2.4.2 The Multiplexer (MUX)




S0	S1	Y
0	0	D0
0	1	D1
1	0	D2
1	1	D3

Simulation Results:


D0 outputted



D1 Outputted



D2 Outputted




D3 Outputted


Name	Value at	0 ps 10.0 ns	s 20.0 ns	30.0 ns	40.0 ns	50.0 ns	60.0 ns
Name	26.78 ns			26.775 ns			
D0	B 0						
D1	B 1						
D2	B1						
D3	B 1						
S0	B1						
S1	B1						
Y	B 1						

Description:

For the multiplexer circuit, we verified that our built circuit was correct by testing different inputs and comparing the outputs to the function table. We tested for different combinations of S_0 and S_1 that would result in D_0 , D_1 , D_2 , and D_3 .




2.4.3 Half Adder



A	В	Cout	S
0	0	0	0
0	1	0	1


1	0	0	1
1	1	1	0

Simulation Results:




Description:

For the half adder circuit that we built, we verified this circuit was correct by validating our outputs with the outputs that were determined by the truth table using the boolean function and by using the graphical calculations.



2.4.4 Full Adder




A	В	Cin	Cout	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1

0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Simulation Results:


A = 0 B = 0 Cin = Alternates Between 0 and 1



ne Value a 27.8 ns	S			27.	8 ns L		
B 1							
B 1	ШΠ						
in B 0							1
Cout B 1	ШΠ						
B 0	- 11-						1
in	B 1 B 1 B 0	B1 B1 B0 ut B1	B1 B1 B1 B0 ut B1	81 81 80 ut 81	81 81 80 ut 81	81 81 80 ut 81	81 81 80 ut 81

Description:

The full adder circuit was verified by testing the unique combinations with the truth table outputs that were determined by the boolean functional equation. The simulation results above shows the output for different combinations of A and B, and a waveform to alternate between 0 and 1 for Cin.




2.4.5 Binary Code Decimal and the 7-Segment Display Encoder

Truth Table:


Decimal	w	X	y	z	a	b	c	d	e	f	g
0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	0	1	1	0	0	1	1	1	1
2	0	0	1	0	0	0	1	0	0	1	0
3	0	0	1	1	0	0	0	0	1	1	0
4	0	1	0	0	1	0	0	1	1	0	0
5	0	1	0	1	0	1	0	0	1	0	0
6	0	1	1	0	1	1	0	0	0	0	0
7	0	1	1	1	0	0	0	1	1	1	1
8	1	0	0	0	0	0	0	0	0	0	0
9	1	0	0	1	0	0	0	1	1	0	0

K-map Representation:

- Assume 10-15 can be either 0 and 1, and we don't care which one it is.



00 1 1 0 0 01 0 0 1 0 01 0 0 X X	Fg =	Fg = w'x'y' + xyz				
00 1 1 0 0 01 0 0 1 0 11 X X X X 10 0 0 X X	wx /	wx 00 01 11 10				
11 X X X X 10 0 0 X X	00	1		0	0	
10 0 0 X X	01	0	0		0	
10 0 0 X X	(1)	X	X	X	X	
	10	10 0 0 X X				



Simulation:

To Output 0:

	Value at 36.25 ns	0 ps 10	.0 ns 20.	0 ns 30.	0 ns	40.0 ns				
Name		36.25 ns								
a	В0									
b	B 0									
С	B 0									
d	B 0									
е	B 0									
f	B 0									
g	B 1									
W	B 0									
X	B 0									
Y	B 0									
Z	B 0									

To Output 1:

	Value at 36.25 ns	0 ps 10	0.0 ns 20.	0 ns 30.	0 ns	40.0 ns
Name					36.25 -J	ns
a	B 1					
b	B 0					
С	B 0					
d	B 1					
e	B 1					
f	B 1					
g	B 1					
W	B 0					
X	B 0					
Υ	B 0					
Z	B 1					

To Output 2:

		Value at 36.25 ns	0 ps 1	0.0 ns 20	.0 ns 30	.0 ns	40.0 ns
	Name					36.2	25 ns
⊚ 0	a	B 0					
⊚ 1	ь	В 0					
⊚ 2	С	B 1					
⊚ 3	d	B 0					
⊕ 4	e	B 0					
⊚ 5	f	B 1					
⊕ 6	g	B 0					
<u></u> 7	W	B 0					
™ 8	X	B 0					
i 9	Y	B 1					
<u>i</u> 10	Z	B 0					
	1						

To Output 3:

	Value at 36.25 ns	0 ps 10	.0 ns 20.	0 ns 30.	0 ns	40.0 ns
Name					36.2	5 ns
a	B 0					
b	B 0					
С	B 0					
d	B 0					
e	B 1					
f	B 1					
g	B 0					
W	B 0					
X	B 0					
Y	B 1					
Z	B 1					

To Output 4:

	Value at	0 ps 10.	0 ns 20.	0 ns 30.	0 ns	40.0 ns
Name	36.25 ns				36.2	5 ns
					-	1
a	B 1					
ь	B 0					
С	B 0					
d	B 1					
e	B 1					
f	B 0					
g	B 0					
W	B 0					
X	B 1					
Υ	B 0					
Z	B 0					

Description:

We verified our circuit was working correctly by confirming the outputs that we determined in the simulation match the ones determined in the truth table. We tested for all 4 of the 9 numbers in the 7-segment display numbers and checked if the output a-g zeros and ones were correct.

