

ARM v6-M Instruction Set

MOV

<code>MOV <Rd>, <Rm></code>	T1
	0

$RD = D:Rd \rightarrow RD = Rm$

<code>MOVS <Rd>, <Rm></code>	T2
	0

$Rd = Rm$

<code>MOVS <Rd>, #<imm8></code>	
	0

$Rd = <imm8>$


ADD

<code>ADD <Rdn>, <Rm></code>	
	0

$Rdn = Rdn + Rm$


<code>ADDS <Rd>, <Rn>, <Rm></code>	
	0

$Rd = Rn + Rm$


<code>ADDS <Rd>, <Rn>, #<imm3></code>	
	0

$Rd = Rn + <imm3>$


Subtract

<code>SUBS <Rd>, <Rn>, <Rm></code>	
	0


$Rd = Rn - Rm$
 $= Rn + \text{NOT}(Rm) + 1$

<code>SUBS <Rd>, <Rn>, #<imm3></code>	
	0


$Rd = Rn - <imm3>$
 $= Rn + \text{NOT}<imm3> + 1$

<code>SUBS <Rdn>, #<imm8></code>	
	0

$Rdn = Rdn - <imm8>$
 $= Rdn + \text{NOT}<imm8> + 1$


<code>RSBS <Rd>, <Rn>, #0</code>	
	0

$Rd = 0 - Rn$

<code>SBCS <Rd>, <Rn></code>	
	0


$Rdn = Rdn - Rm - \text{NOT}(C)$
 $= Rdn + \text{NOT}(Rm) + C^{(1)}$

Multiply

<code>MULS <Rdm>, <Rn>, <Rdm></code>	
	0

$Rdm = Rn * Rdm$


Compare

<code>CMP <Rn>, <Rm></code>	T1
	0


$Rn - Rm \rightarrow N, Z, C, V$

<code>CMP <Rn>, <Rm></code>	T2
	0

$Rn - Rm \rightarrow N, Z, C, V$


<code>CMP <Rn>, #<imm8></code>	
	0

$Rn - <imm8> \rightarrow N, Z, C, V$


<code>CMN <Rn>, <Rm></code>	
	0

$Rn + Rm \rightarrow N, Z, C, V$


Logical

<code>ANDS <Rdn>, <Rdn>, <Rm></code>	
	0


$Rdn = Rdn \& Rm$

<code>BICS <Rdn>, <Rdn>, <Rm></code>	
	0

$Rdn = Rdn \& \text{!} Rm$


<code>EORS <Rdn>, <Rdn>, <Rm></code>	
	0

$Rdn = Rdn \$ Rm$

<code>TST <Rn>, <Rm></code>	
	0

$Rn \& Rm \rightarrow N, Z$


Shift/Rotate

<code>ASRS <Rdn>, <Rdn>, <Rm></code>	
	0

$Rdn = \text{shift } Rdn \text{ right by } Rm<7:0> \text{ bits, fill with MSB}^{(2)}$

<code>ASRS <Rd>, <Rm>, #<imm5></code>	
	0


$Rd = \text{shift } Rm \text{ right by } <imm5> \text{ bits fill with MSB}^{(2)}$

<code>LSLS <Rdn>, <Rdn>, <Rm></code>	
	0

$Rdn = \text{shift } Rdn \text{ left by } Rm<7:0> \text{ bits fill with zeros}^{(2)}$


<code>LSRS <Rdn>, <Rdn>, <Rm></code>	
	0

$Rdn = \text{shift } Rdn \text{ right by } Rm<7:0> \text{ bits fill with zeros}^{(2)}$


<code>RORS <Rdn>, <Rdn>, <Rm></code>	
	0

$Rdn = \text{cyclic rotate right}$


Load

<code>LDR <Rt>, [<Rn>, <Rm>]</code>	
	0


$Rt = \text{Mem}[@(Rn+Rm)]$

<code>LDR <Rt>, [<Rn>, #<imm>]</code>	
	0


$<\text{imm}> = \text{imm5}:00$
 $Rt = \text{Mem}[@(Rn + <\text{imm}>)]$

<code>LDR <Rt>, [PC, #<imm>]</code>	
	0


$<\text{imm}> = \text{imm8}:00$
 $Rt = \text{Mem}[@(PC + <\text{imm}>)]$

<code>LDRB <Rt>, [<Rn>, <Rm>]</code>	
	0


$Rt = \text{Byte}[@(Rn+Rm)]$

<code>LDRH <Rt>, [<Rn>, <Rm>]</code>	
	0

$Rt = \text{Hw}[@(Rn+Rm)]$

<code>LDRSB <Rt>, [<Rn>, <Rm>]</code>	
	0

$Rt = \text{sign_extend}(\text{Byte}[@(Rn+Rm)])$

<code>LDRSH <Rt>, [<Rn>, <Rm>]</code>	
	0

$Rt = \text{sign_extend}(\text{HWord}[@(Rn+Rm)])$

Store

STR <Rt>, [<Rn>, <Rm>]	STR <Rt>, [<Rn>, #<imm>]	STRB <Rt>, [<Rn>, <Rm>]
15 0 1 0 1 0 0 0 Rm Rn Rt 0	15 0 1 1 00 #imm5 Rn Rt 0	15 0 1 0 1 0 1 0 Rm Rn Rt 0
Mem[@(Rn+Rm)] = Rt	<imm> = imm5:00 Mem[@(Rn + <imm>)] = Rt	Byte[@(Rn+Rm)] = Rt(7:0)
STRB <Rt>, [<Rn>, #<imm>]	STRH <Rt>, [<Rn>, <Rm>]	STRH <Rt>, [<Rn>, #<imm>]
15 0 1 1 1 0 imm5 Rn Rt 0	15 0 1 0 1 0 0 1 Rm Rn Rt 0	15 1 0 0 0 0 imm5 Rn Rt 0
<imm> = imm5 Byte[@(Rn+<imm>)] = Rt(7:0)	Byte[@(Rn+Rm)] = Rt(15:0)	<imm> = imm5:0 Hw[@(Rn+<imm>)] = Rt(15:0)

Load/Store Multiple

LDM <Rn>!,<registers>	STM <Rn>!,<registers>
15 1 1 0 0 1 Rn reg_list 0	15 1 1 0 0 0 Rn reg_list 0

Registers in reg_list are loaded from memory starting at address in Rn
Registers in reg_list are stored to memory starting at address in Rn

Push/Pop

PUSH {registers}	POP {registers}
15 1 0 1 1 0 1 0 M reg_list 0	15 1 0 1 1 1 1 0 P reg_list 0

reg_list: R7...R0
M: LR
P: PC

Branch

B <label>	BLX <Rm>	BX <Rm>
15 1 1 1 00 imm11 0	15 0 1 0 0 0 1 1 1 Rm 0 0 0 0	15 0 1 0 0 0 1 1 1 0 Rm 0 0 0 0
PC = PC + imm11:0	LR = PC - 2 (LSB set to '1') PC = Rm	PC = Rm

BL <label>	B<c> <label>
15 1 1 1 0 S imm10 1 1 imm11 0 I1 = NOT(J1 EOR S); I2 = NOT(J2 EOR S) <imm> = S:I1:I2:imm10:imm11:0 LR = PC (LSB set to '1') PC = PC + <imm>	15 1 1 0 1 cond imm8 0 if (cond) then PC = PC + imm8:0

cond	short	Flag	cond	short	Flag	cond	short	Flag
0000	EQ	Z == 1	0010	VS	V == 1	1100	GT	Z == 0 and N == V
0001	NE	Z == 0	0111	VC	V == 0	1101	LE	Z == 1 or N != V
0010	CS/HS	C == 1	1000	HI	C == 1 and Z == 0	1110	AL	always
0011	CC/LO	C == 0	1001	LS	C == 0 or Z == 1	1111	--	--
0100	MI	N == 1	1010	GE	N == V			
0101	PL	N == 0	1011	LT	N != V			

Stack Operations

ADD <Rd>,SP,#<imm>	ADD SP,SP,#<imm>	SUB SP,SP,#<imm>
15 1 0 1 0 1 Rd imm8 0	15 1 0 1 1 0 0 0 0 imm7 0	15 1 0 1 1 0 0 0 0 1 imm7 0
<imm> = imm8:00 Rd = SP + <imm>	<imm> = imm7:00 SP = SP + <imm>	<imm> = imm7:00 SP = SP - <imm>
LDR <Rt>,[SP,#<imm>]	STR <Rt>,[SP,#<imm>]	
15 1 0 0 1 1 Rt imm8 0	15 1 0 0 1 0 Rt imm8 0	
<imm> = imm8:00 Rt = Mem[SP + <imm>]	<imm> = imm8:00 Mem[SP + <imm>] = Rt	

Extend

SXTB <Rd>,<Rm>	SXTH <Rd>,<Rm>
15 1 0 1 1 0 0 1 0 1 Rm Rd 0	15 1 0 1 1 0 0 1 0 0 Rm Rd 0
Rd[31:0]:=SignExt(Rm[7:0])	Rd[31:0]:=SignExt(Rm[15:0])
UXTB <Rd>,<Rm>	UXTH <Rd>,<Rm>
15 1 0 1 1 0 0 1 0 1 1 Rm Rd 0	15 1 0 1 1 0 0 1 0 1 Rm Rd 0
Rd[31:0]:=ZeroExt(Rm[7:0])	Rd[31:0]:=ZeroExt(Rm[15:0])

Pseudo Instructions

```

LDR <Rt>, <label>    => LDR <Rt>, [PC, #<imm>]
LDR <Rt>, =<value>   => LDR <Rt>, [PC, #<imm>]
...
Literalpool
DCD value

```

Weitere Befehle

REV	REV16	REVSH	SVC	CPSID	CPSIE	SETEND	BKPT	NOP	SEV
WFE	WFI		YIELD						

Thumb® 16-bit Instruction Set

Quick Reference Card

This card lists all Thumb instructions available on Thumb-capable processors earlier than ARM®v6T2. In addition, it lists all Thumb-2 16-bit instructions.
 The instructions shown on this card are all 16-bit in Thumb-2, except where noted otherwise.
 All registers are Lo (R0-R7) except where specified. Hi registers are R8-R15.

Key to Tables

§	See Table ARM architecture versions .	<loreglist+LR>	A comma-separated list of Lo registers, plus the LR, enclosed in braces, { and }.
<loreglist>	A comma-separated list of Lo registers, enclosed in braces, { and }.	<loreglist+PC>	A comma-separated list of Lo registers, plus the PC, enclosed in braces, { and }.

Operation	§	Assembler	Updates	Action	Notes
Move		MOVS Rd, #<imm> MOVS Rd, Rm MOV Rd, Rm MOV Rd, Rm	N Z	Rd := imm	imm range 0-255.
			N Z	Rd := Rm	Synonym of LSLS Rd, Rm, #0
				Rd := Rm	Not Lo to Lo.
	6			Rd := Rm	Any register to any register.
Add		ADDS Rd, Rn, #<imm> ADDS Rd, Rn, Rm ADD Rd, Rd, Rm ADD Rd, Rd, Rm	N Z C V	Rd := Rn + imm	imm range 0-7.
			N Z C V	Rd := Rn + Rm	Not Lo to Lo.
	T2			Rd := Rd + Rm	Any register to any register.
			N Z C V	Rd := Rd + imm	imm range 0-255.
		ADCS Rd, Rd, Rm	N Z C V	Rd := Rd + Rm + C-bit	
		ADD SP, SP, #<imm>		SP := SP + imm	imm range 0-508 (word-aligned).
		ADD SP, SP, #<imm>		Rd := SP + imm	imm range 0-1020 (word-aligned).
		ADR Rd, <label>		Rd := label	label range PC to PC+1020 (word-aligned).
Subtract		SUBS Rd, Rn, Rm	N Z C V	Rd := Rn - Rm	
		SUBS Rd, Rn, #<imm>	N Z C V	Rd := Rn - imm	imm range 0-7.
		SUBS Rd, Rd, #<imm>	N Z C V	Rd := Rd - imm	imm range 0-255.
		SBCS Rd, Rd, Rm	N Z C V	Rd := Rd - Rm - NOT C-bit	
		SUB SP, SP, #<imm>		SP := SP - imm	imm range 0-508 (word-aligned).
		RSBS Rd, Rn, #0	N Z C V	Rd := -Rn	Synonym: NEGS Rd, Rn
Multiply		MULS Rd, Rm, Rd	N Z * *	Rd := Rm * Rd	* C and V flags unpredictable in §4T, unchanged in §5T and above
Compare		CMP Rn, Rm	N Z C V	update APSR flags on Rn - Rm	Can be Lo to Lo, Lo to Hi, Hi to Lo, or Hi to Hi.
		CMN Rn, Rm	N Z C V	update APSR flags on Rn + Rm	
		CMP Rn, #<imm>	N Z C V	update APSR flags on Rn - imm	imm range 0-255.
Logical		ANDS Rd, Rd, Rm	N Z	Rd := Rd AND Rm	
		EORS Rd, Rd, Rm	N Z	Rd := Rd EOR Rm	
		ORRS Rd, Rd, Rm	N Z	Rd := Rd OR Rm	
		BICS Rd, Rd, Rm	N Z	Rd := Rd AND NOT Rm	
		MVNS Rd, [] Rm	N Z	Rd := NOT Rm	
		TST Rn, Rm	N Z	update APSR flags on Rn AND Rm	
Shift/rotate		LSLS Rd, Rm, #<shift>	N Z C*	Rd := Rm << shift	Allowed shifts 0-31. * C flag unaffected if shift is 0.
		LSLS Rd, Rd, Rs	N Z C*	Rd := Rd << Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
		LSRS Rd, Rm, #<shift>	N Z C	Rd := Rm >> shift	Allowed shifts 1-32.
		LSRS Rd, Rd, Rs	N Z C*	Rd := Rd >> Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
		ASRS Rd, Rm, #<shift>	N Z C	Rd := Rm ASR shift	Allowed shifts 1-32.
		ASRS Rd, Rd, Rs	N Z C*	Rd := Rd ASR Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.
		RORS Rd, Rd, Rs	N Z C*	Rd := Rd ROR Rs[7:0]	* C flag unaffected if Rs[7:0] is 0.

Thumb 16-bit Instruction Set

Quick Reference Card

Operation	§	Assembler	Action	Notes
Load	with immediate offset, word halfword byte	LDR Rd, [Rn, #<imm>] LDRH Rd, [Rn, #<imm>] LDRB Rd, [Rn, #<imm>] LDR Rd, [Rn, Rm]	Rd := [Rn + imm] Rd := ZeroExtend([Rn + imm][15:0]) Rd := ZeroExtend([Rn + imm][7:0]) Rd := [Rn + Rm]	imm range 0-124, multiple of 4. Clears bits 31:16. imm range 0-62, even. Clears bits 31:8. imm range 0-31.
	with register offset, word halfword signed halfword byte signed byte	LDRH Rd, [Rn, Rm] LDRSH Rd, [Rn, Rm] LDRB Rd, [Rn, Rm] LDRSB Rd, [Rn, Rm]	Rd := ZeroExtend([Rn + Rm][15:0]) Rd := SignExtend([Rn + Rm][15:0]) Rd := ZeroExtend([Rn + Rm][7:0]) Rd := SignExtend([Rn + Rm][7:0])	Clears bits 31:16 Sets bits 31:16 to bit 15 Clears bits 31:8 Sets bits 31:8 to bit 7
	PC-relative	LDR Rd, <label>	Rd := [label]	label range PC to PC+1020 (word-aligned).
	SP-relative	LDR Rd, [SP, #<imm>]	Rd := [SP + imm]	imm range 0-1020, multiple of 4.
	Multiple, not including base	LDM Rn!, <loreglist>	Loads list of registers (not including Rn)	Always updates base register, Increment After.
	Multiple, including base	LDM Rn, <loreglist>	Loads list of registers (including Rn)	Never updates base register, Increment After.
	with immediate offset, word halfword byte	STR Rd, [Rn, #<imm>] STRH Rd, [Rn, #<imm>] STRB Rd, [Rn, #<imm>]	[Rn + imm] := Rd [Rn + imm][15:0] := Rd[15:0] [Rn + imm][7:0] := Rd[7:0]	imm range 0-124, multiple of 4. Ignores Rd[31:16]. imm range 0-62, even. Ignores Rd[31:8]. imm range 0-31.
	with register offset, word halfword byte	STR Rd, [Rn, Rm] STRH Rd, [Rn, Rm] STRB Rd, [Rn, Rm]	[Rn + Rm] := Rd [Rn + Rm][15:0] := Rd[15:0] [Rn + Rm][7:0] := Rd[7:0]	Ignores Rd[31:16] Ignores Rd[31:8] imm range 0-1020, multiple of 4.
	SP-relative, word	STR Rd, [SP, #<imm>]	[SP + imm] := Rd	Always updates base register, Increment After.
	Multiple	STM Rn!, <loreglist>	Stores list of registers	
Push	Push Push with link	PUSH <loreglist> PUSH <loreglist+LR>	Push registers onto full descending stack Push LR and registers onto full descending stack	
Pop	Pop Pop and return Pop and return with exchange	4T POP <loreglist> 5T POP <loreglist+PC> 5T POP <loreglist+PC>	Pop registers from full descending stack Pop registers, branch to address loaded to PC Pop, branch, and change to ARM state if address[0] = 0	
If-Then	If-Then	T2 IT{pattern} {cond}	Makes up to four following instructions conditional, according to pattern. pattern is a string of up to three letters. Each letter can be T (Then) or E (Else).	The first instruction after IT has condition cond. The following instructions have condition cond if the corresponding letter is T, or the inverse of cond if the corresponding letter is E. See Table Condition Field .
Branch	Conditional branch	B{cond} <label>	If {cond} then PC := label	label must be within -252 to +258 bytes of current instruction. See Table Condition Field .
	Compare, branch if (non) zero	T2 CB{N}Z Rn, <label>	If Rn == != 0 then PC := label	label must be within +4 to +130 bytes of current instruction.
	Unconditional branch	B <label>	PC := label	label must be within ±2KB of current instruction.
	Long branch with link	BL <label>	LR := address of next instruction, PC := label	This is a 32-bit instruction.
	Branch and exchange	5T BX Rm	PC := Rm AND 0xFFFFFFFF	label must be within ±4MB of current instruction (T2: ±16MB). Change to ARM state if Rm[0] = 0.
	Branch with link and exchange	BLX <label>	LR := address of next instruction, PC := label Change to ARM	This is a 32-bit instruction.
Extend	Branch with link and exchange	5T BLX Rm	LR := address of next instruction, PC := Rm AND 0xFFFFFFFF	label must be within ±4MB of current instruction (T2: ±16MB). Change to ARM state if Rm[0] = 0.
	Signed, halfword to word	6 SXTH Rd, Rm	Rd[31:0] := SignExtend(Rm[15:0])	
	Signed, byte to word	6 SXTB Rd, Rm	Rd[31:0] := SignExtend(Rm[7:0])	
	Unsigned, halfword to word	6 UXTH Rd, Rm	Rd[31:0] := ZeroExtend(Rm[15:0])	
Reverse	Unsigned, byte to word	6 UXTB Rd, Rm	Rd[31:0] := ZeroExtend(Rm[7:0])	
	Bytes in word	6 REV Rd, Rm	Rd[31:24] := Rm[7:0], Rd[23:16] := Rm[15:8], Rd[15:8] := Rm[23:16], Rd[7:0] := Rm[31:24]	
	Bytes in both halfwords	6 REV16 Rd, Rm	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:24] := Rm[23:16], Rd[23:16] := Rm[31:24]	
	Bytes in low halfword, sign extend	6 REVSH Rd, Rm	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:16] := Rm[7] * &FFFF	

Thumb 16-bit Instruction Set

Quick Reference Card

Operation	§	Assembler	Action	Notes
Processor state change	Supervisor Call	SVC <immed_8>	Supervisor Call processor exception	8-bit immediate value encoded in instruction. Formerly SWI.
	Change processor state	6 CPSID <iflags>	Disable specified interrupts	
		6 CPSIE <iflags>	Enable specified interrupts	
	Set endianness	6 SETEND <endianness>	Sets endianness for loads and saves.	<endianness> can be BE (Big Endian) or LE (Little Endian).
Breakpoint	5T	BKPT <immed_8>	Prefetch abort or enter debug state	8-bit immediate value encoded in instruction.
No Op	No operation	NOP	None, might not even consume any time.	Real NOP available in ARM v6K and above.
Hint	Set event	T2 SEV	Signal event in multiprocessor system.	Executes as NOP in Thumb-2. Functionally available in ARM v7.
	Wait for event	T2 WFE	Wait for event, IRQ, FIQ, Imprecise abort, or Debug entry request.	Executes as NOP in Thumb-2. Functionally available in ARM v7.
	Wait for interrupt	T2 WFI	Wait for IRQ, FIQ, Imprecise abort, or Debug entry request.	Executes as NOP in Thumb-2. Functionally available in ARM v7.
	Yield	T2 YIELD	Yield control to alternative thread.	Executes as NOP in Thumb-2. Functionally available in ARM v7.

Condition Field	
Mnemonic	Description
EQ	Equal
NE	Not equal
CS / HS	Carry Set / Unsigned higher or same
CC / LO	Carry Clear / Unsigned lower
MI	Negative
PL	Positive or zero
VS	Overflow
VC	No overflow
HI	Unsigned higher
LS	Unsigned lower or same
GE	Signed greater than or equal
LT	Signed less than
GT	Signed greater than
LE	Signed less than or equal
AL	Always. Do not use in B{cond}

In Thumb code for processors earlier than ARMv6T2, cond must not appear anywhere except in Conditional Branch (B{cond}) instructions.

In Thumb-2 code, cond can appear in any of these instructions (except CBZ, CBNZ, CPSID, CPSIE, IT, and SETEND).
The condition is encoded in a preceding IT instruction (except in the case of B{cond} instructions).
If IT instructions are explicitly provided in the Assembly language source file, the conditions in the instructions must match the corresponding IT instructions.

ARM architecture versions

4T	All Thumb versions of ARM v4 and above.
5T	All Thumb versions of ARM v5 and above.
6	All Thumb versions of ARM v6 and above.
T2	All Thumb-2 versions of ARM v6 and above.

Proprietary Notice

Words and logos marked with [®] or [™] are registered trademarks or trademarks of ARM Limited in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

Document Number

ARM QRC 0006E

Change Log

Issue	Date	Change
A	Nov 2004	First Release
B	May 2005	RVCT 2.2 SP1
C	March 2006	RVCT 3.0
D	March 2007	RVCT 3.1
E	Sept 2008	RVCT 4.0

ARM® Thumb® Cortex-M0/M1 Instruction Set ordered by machine code

This card lists all Thumb instructions ordered by machine code to ease manually disassemble Thumb code.

See the respective **Thumb® 16-bit Instruction Set Quick Reference Card** for details on the individual instructions.

Version 1.3, 2019-08-20, Andreas Gieret

0000 - 0x0xxx Instructions

```
0000 0000 00mm mddd MOVS Rddd, Rmmm ; Rddd = Rmmm          --> alias for LSLS Rddd,Rmmm,#0
0000 Oiii iimm mddd LSLs Rddd, Rmmm, #Obiiiiii; Rddd = Rmmm LSL #Obiiiiii
0000 liii iimm mddd LSRs Rddd, Rmmm, #Obiiiiii; Rddd = Rmmm LSR #Obiiiiii
```

0001 - 0x1xxx Instructions

```
0001 Oiii iimm mddd ASRS Rddd, Rmmm, #Obiiiiii; Rddd = Rmmm ASR #Ob0iiiiii
0001 100n mmnn nddd ADDS Rddd, Rnnn, Rmmm ; Rddd = Rnnn + Rmmm
0001 101m mmnn nddd SUBS Rddd, Rnnn, Rmmm ; Rddd = Rnnn - Rmmm
0001 110i iimm nddd ADDS Rddd, Rnnn, #Obiiiiii; Rddd = Rnnn + #Ob0iiiiii
0001 111i iimm nddd SUBS Rddd, Rnnn, #Obiiiiii; Rddd = Rnnn - #Ob0iiiiii
```

0010 - 0x2xxx Instructions

```
0010 0ddd iiii iiii MOVS Rddd, #Obiiiiiiii ; Rddd = #Ob0iiiiiiii
0010 1lnn iimm iiii CMP Rnnn, #Obiiiiiiii ; flags = Rnnn - #Ob0iiiiiiii
```

0011 - 0x3xxx Instructions

```
0011 0ddd iiii iiii ADDS Rddd, #Obiiiiiiii ; Rddd = Rddd + #Ob0iiiiiiii
0011 1ddd iiii iiii SUBS Rddd, #Obiiiiiiii ; Rddd = Rddd - #Ob0iiiiiiii
```

0100 - 0x4xxx Instructions

```
0100 0000 00mm mddd ANDS Rddd, Rmmm ; Rddd = Rddd & Rmmm
0100 0000 01mm mddd EORS Rddd, Rmmm ; Rddd = Rddd ^ Rmmm
0100 0000 10mm mddd LSLs Rddd, Rmmm ; Rddd = Rddd LSL Rmmm
0100 0000 11mm mddd LSRs Rddd, Rmmm ; Rddd = Rddd LSR Rmmm
0100 0001 00mm mddd ASRS Rddd, Rmmm ; Rddd = Rddd ASR Rmmm
0100 0001 01mm mddd ADCS Rddd, Rmmm ; Rddd = Rddd + Rmmm + carry
0100 0001 10mm mddd SBCS Rddd, Rmmm ; Rddd = Rddd - Rmmm - ~carry
0100 0001 11mm mddd RORS Rddd, Rmmm ; Rddd = Rddd ROR Rmmm
0100 0010 00mm mddd TST Rddd, Rmmm ; flags : Rddd & Rmmm
0100 0010 01mm mddd RSBS Rddd, Rmmm, #0 ; Rddd = 0 - Rmmm --> alias for NEGS Rddd, Rmmm
0100 0010 10mm mnnn CMP Rnnn, Rmmm ; flags : Rnnn - Rmmm
0100 0010 11mm mnnn CMN Rnnn, Rmmm ; flags : Rnnn + Rmmm
0100 0011 00mm mddd ORRS Rddd, Rmmm ; Rddd = Rddd | Rmmm
0100 0011 01mm mddd MULS Rddd, Rmmm, Rddd ; Rddd = Rddd * Rmmm
0100 0011 10mm mddd BICS Rddd, Rmmm ; Rddd = Rddd & ~Rmmm --> bit clear
0100 0011 11mm mddd MVNS Rddd, Rmmm ; Rddd = ~Rmmm
0100 0100 dmmm mddd ADD Rddd, Rmmmm ; Rddd = Rddd + Rmmmm
0100 0101 nmnn mnrrn CMP Rnnnn, Rmmmm ; flags : Rnnnn - Rmmmm
0100 0110 dmnm mddd MOV Rddd, Rmmmm ; Rddd = Rmmmm
0100 0111 0mmm m... BX Rmmmm ; PC=Rmmmm (mmmm==0b1111: unpredictable)
0100 0111 1mmm m... BLX Rmmmm ; LR = IPC+2, PC=Rmmmm (mmmm==0b1111: unpredictable)
0100 1ttt iiii iiii LDR Rttt, [PC, #off] ; Rttt = [(IPC+4) & ~0b0111]+0b0iiiiiiii0 --> +1020 max
0100 1ttt iiii iiii LDR Rttt, label ; --> the assembler calculates the above from the label
0100 1ttt iiii iiii LDR Rttt, =lab ; --> pseudo instruction: the assembler stores the lab/bit
0100 1ttt iiii iiii LDR Rttt, =lit ; in litpool, access PC relative with LDR Rttt,litpool
```

0101 - 0x5xxx Instructions

```
0101 0000 mmnn nttt STR Rttt, [Rnnn, Rmmm]; [Rnnn + Rmmm] = Rttt
0101 001m mmnn nttt STRH Rttt, [Rnnn, Rmmm]; [Rnnn + Rmmm] = Rttt          --> low half
0101 010n mmnn nttt STRB Rttt, [Rnnn, Rmmm]; [Rnnn + Rmmm] = Rttt          --> low byte
0101 011m mmnn nttt LDRSB Rttt, [Rnnn, Rmmm]; Rttt<ss1> = [Rnnn + Rmmm]<1> --> low byte
0101 100n mmnn nttt LDR Rttt, [Rnnn, Rmmm]; Rttt = [Rnnn + Rmmm]
0101 101n mmnn nttt LDRH Rttt, [Rnnn, Rmmm]; Rttt<021> = [Rnnn + Rmmm]<21> --> low half
0101 110n mmnn nttt LDRB Rttt, [Rnnn, Rmmm]; Rttt<001> = [Rnnn + Rmmm]<1> --> low byte
0101 111n mmnn nttt LDRSH Rttt, [Rnnn, Rmmm]; Rttt<ss21> = [Rnnn + Rmmm]<21> --> low half
```

0110 - 0x6xxx Instructions

```
0110 Oiii iinn nttt STR Rttt, [Rnnn, #off]; [Rnnn + 0b0iiiiii0] = Rttt          --> +124 max
0110 liii iinn nttt LDR Rttt, [Rnnn, #off]; Rttt = [Rnnn + 0x0iiiiii0]          --> +124 max
```

0111 - 0x7xxx Instructions

```
0111 Oiii iinn nttt STRB Rttt, [Rnnn, #off]; [Rnnn + 0b0iiiiii] = Rttt          --> +31 max, low byte
0111 liii iinn nttt LDRB Rttt, [Rnnn, #off]; Rttt<0001> = [Rnnn + 0x0iiiiii]<1> --> +31 max, low byte
```

1000 - 0x8xxx Instructions

```
1000 Oiii iinn nttt STRH Rttt, [Rnnn, #off]; [Rnnn + 0x0iiiiii0] = Rttt          --> +62 max, low half
1000 liii iinn nttt LDRH Rttt, [Rnnn, #off]; Rttt<0021> = [Rnnn + 0x0iiiiii0]<21> --> +62 max, low half
```

1001 - 0x9xxx Instructions

```
1001 0ttt iiii iiii STR Rttt, [SP, #off]; [SP + 0b0iiiiiiii0] = Rttt          --> +1020 max
1001 1ttt iiii iiii LDR Rttt, [SP, #off]; Rttt = [SP + 0b0iiiiiiii00]          --> +1020 max
```

1010 - 0x0xxxx Instructions

```
1010 0ddd iiii iiii ADR Rddd, label ; Rddd = ((IPC+4) & ~0b0111)+0b0iiiiiiii0 --> +1020 max
1010 1ddd iiii iiii ADD Rddd, SP, #off ; Rddd = SP + 0b0iiiiiiii0 --> +1020 max
```

1011 - 0x1xxxx Instructions

```
1011 0000 Oiii iiii ADD SP, SP, #off ; SP = SP + 0b0iiiiiiii0 --> +508 max
1011 0000 Oiii iiii SUB SP, SP, #off ; SP = SP - 0b0iiiiiiii0 --> +508 max
1011 0001 100n mmnn CBZ Rnnn, label ; if Rnnn==zero, PC = IPC+4 + 0x0iiiiiiii0 --> +126 max
1011 0010 00mm mddd SXTB Rddd, Rmmm ; Rddd<ss21> = Rmmm<4321> --> low half
1011 0010 01mm mddd SXTB Rddd, Rmmm ; Rddd<ss1> = Rmmm<4321> --> low byte
1011 0010 10mm mddd UXTB Rddd, Rmmm ; Rddd<0021> = Rmmm<4321> --> low half
1011 0010 11mm mddd UXTB Rddd, Rmmm ; Rddd<0001> = Rmmm<4321> --> low byte
1011 0100 rrrr rrrr PUSH {reg0-7} ; rrrrrrrr = Lo reg-mask --> pushes regs to SP (decrements SP)
1011 0101 rrrr rrrr PUSH {LR,reg0-7} ; rrrrrrrr = Lo reg-mask --> pushes regs to SP (decrements SP)
1011 0100 0100 xxxx - ; unpredictable
1011 0110 0101 0... SETEND LE ; sets little-endian mode in CPSR
1011 0110 0101 0... SETEND BE ; sets big-endian mode in CPSR
1011 0110 0110 0aif CPSIE aif ; Enable Processor State --> a=imprecise-abort, i=IRQ, f=FIQ
1011 0110 0111 0aif CPSID aif ; Disable Processor State --> a=imprecise-abort, i=IRQ, f=FIQ
1011 0110 011x 1xxx - ; unpredictable
```

1011 - 0x2xxxx Instructions

```
1011 1001 100n mmnn CBNZ Rnnn, label ; if Rnnn!=zero, PC = IPC+4 + 0x0iiiiiiii0 --> +126 max
1011 1010 00mm mddd REV Rddd, Rmmm ; Rddd<4321> = Rmmm<1234> --> reverse all
1011 1010 01mm mddd REV16 Rddd, Rmmm ; Rddd<4321> = Rmmm<3412> --> reverse low half, rev. upper half
1011 1010 10xx xxxx - ; undefined
1011 1010 11mm mddd REVSH Rddd, Rmmm ; Rddd<4321> = Rmmm<ss12> --> reverse low half, sign extended
1011 1100 rrrr rrrr POP {reg0-7} ; rrrrrrrr = Lo reg-mask --> pops regs from SP (increments SP)
1011 1101 rrrr rrrr POP {PC,reg0-7} ; rrrrrrrr = Lo reg-mask --> pops regs from SP (increments SP)
1011 1110 iiii iiii BKPT #0biiiiiiii ; breakpoint, arg ignored by HW
1011 1111 0000 0000 NOP ; do nothing
1011 1111 0001 0000 YIELD ; do nothing, NOP-Hint: signal to HW to suspend/resume threads
1011 1111 0010 0000 WFE ; do nothing, NOP-Hint, wait for event
1011 1111 0011 0000 WFI ; do nothing, NOP-Hint: wait for interrupt
1011 1111 0100 0000 SEV ; do nothing, NOP-Hint: signal event to multi-processor system
1011 1111 eeee mmnn ITsel cond ; if-then: sel=mmmm: T=then/E=else, cond=eeee: as for Bee<11:8>
```

1100 - 0xCxxx Instructions

```
1100 0nnn rrrr rrrr STMIA Rnnn! {reg0-7}; rrrrrrrr = Lo reg-mask, inc Rnnn
1100 1nnn rrrr rrrr LDMIA Rnnn! {reg0-7}; rrrrrrrr = Lo reg-mask, inc Rnnn if Rnnn not in mask
1100 1nnn rrrr rrrr LDMIA Rnnn {reg0-7}; rrrrrrrr = Lo reg-mask, load Rnnn if Rnnn in mask
```

1101 - 0xDxxx Instructions

```
1101 0000 iiii iiii BEQ label ; if true, PC = IPC+4 + 0b0iiiiiiii0 --> -256/+254 max
1101 0001 iiii iiii BNE label ; if true, PC = IPC+4 + 0b0iiiiiiii0 --> -256/+254 max
1101 0010 iiii iiii BHS/BSC label ; if true, PC = IPC+4 + 0b0iiiiiiii0 --> -256/+254 max
1101 0011 iiii iiii BLO/BCC label ; if true, PC = IPC+4 + 0b0iiiiiiii0 --> -256/+254 max
1101 0100 iiii iiii BPL label ; if true, PC = IPC+4 + 0b0iiiiiiii0 --> -256/+254 max
1101 0101 iiii iiii BMI label ; if true, PC = IPC+4 + 0b0iiiiiiii0 --> -256/+254 max
1101 0110 iiii iiii BVS label ; if true, PC = IPC+4 + 0b0iiiiiiii0 --> -256/+254 max
1101 0111 iiii iiii BVC label ; if true, PC = IPC+4 + 0b0iiiiiiii0 --> -256/+254 max
1101 1000 iiii iiii BHI label ; if true, PC = IPC+4 + 0b0iiiiiiii0 --> -256/+254 max
1101 1001 iiii iiii BLS label ; if true, PC = IPC+4 + 0b0iiiiiiii0 --> -256/+254 max
1101 1010 iiii iiii BGE label ; if true, PC = IPC+4 + 0b0iiiiiiii0 --> -256/+254 max
1101 1011 iiii iiii BLT label ; if true, PC = IPC+4 + 0b0iiiiiiii0 --> -256/+254 max
1101 1100 iiii iiii BGT label ; if true, PC = IPC+4 + 0b0iiiiiiii0 --> -256/+254 max
1101 1101 iiii iiii BLE label ; if true, PC = IPC+4 + 0b0iiiiiiii0 --> -256/+254 max
1101 1110 xxxx xxxx - ; undefined --> can be used for instruction emulation
1101 1111 iiii iiii SVC #0biiiiiiii ; supervisor call (formerly called SWI), arg ignored by HW
```

1110 - 0xExxx Instructions

```
1110 Oiii iiii iiii B label ; PC = IPC+4 + 0b0iiiiiiii0 --> -2048/+2046 max
1110 1xxx xxxx xxxx - ; 32-bit instructions
```

1111 - 0Fxxxx Instructions

```
1111 0xii iiii iiii lly1 ziii iiii iiii BL label ; LR=IPC+4, PC=IPC+4+0bXYzii...ii0,X,Y,Z=f(x,y,z), +/-16
1111 0011 1110 1111 1000 dddd ssss ssss MRS Rddd,S; Rddd = special register S (encoded as Obssssss)
1111 0011 1000 mmnn 1000 1000 ssss ssss MSR S,Rmmmm; special register S (encoded as Obssssss) = Rmmmm
1111 0011 1011 1111 1000 1111 0100 1111 DSB ; data synchronization barrier
1111 0011 1011 1111 1000 1111 0101 1111 DMB ; data memory barrier
1111 0011 1011 1111 1000 1111 0111 1111 ISB ; instruction synchronization barrier
1111 0000 0000 0000 0000 0000 0000 0000 - ; ether-32-bit instructions
```

1) IPC is the PC of the current instruction (IPC+4 is given by the pipeline, IPC+2/+4 is the return address in the LR)

2) a dot means don't care, but must be set to 0.

3) <4321>: word, <21>: low half word, <1>: low byte, <0001>: zero extend byte, <ss1>: sign extend byte, etc.

4) Undefined instructions can be used to emulate instructions (they trigger the undefined exception).

5) Unpredictable instructions do any unpredictable actions and are therefore illegal instructions.

6) Unallocated codes are undefined unless they are explicitly marked as unpredictable.

7) CBZ, CBNZ, IT are the only 16 bit instructions which are not part of Cortex-M0/M1 Thumb code.

8) BL, DMB, DSB, ISB, MRS, MSR are the only 32 bit instructions as part of the Cortex-M0/M1 instruction set.

ARM Cond. Jumps

Flag- Dependent

Symbol	Condition	Flag
EQ	Equal	Z == 1
NE	Not equal	Z == 0
CS	Carry set	C == 1
CC	Carry clear	C == 0
MI	Minus/negative	N == 1
PL	Plus/positive or zero	N == 0
VS	Overflow	V == 1
VC	No overflow	V == 0

Arithmetic - unsigned: higher and lower

Symbol	Condition	Flag
EQ	Equal	Z == 1
NE	Not equal	Z == 0
HS (=CS)	Unsigned higher or same	C == 1
LO (=CC)	Unsigned lower	C == 0
HI	Unsigned higher	C == 1 and Z == 0
LS	Unsigned lower or same	C == 0 or Z == 1

Arithmetic - signed: greater and less

Symbol	Condition	Flag
EQ	Equal	Z == 1
NE	Not equal	Z == 0
MI	Minus/negative	N == 1
PL	Plus/positive or zero	N == 0
VS	Overflow	V == 1
VC	No overflow	V == 0
GE	Signed greater than or equal	N == V
LT	Signed less than	N != V
GT	Signed greater than	Z == 0 and N == V
LE	Signed less than or equal	Z == 1 or N != V

C Reference Card (ANSI)

Program Structure/Functions

```

type fnc(type1, ...);
type name;
int main(void) {
    declarations
    statements
}
type fnc(arg1, ...) {
    declarations
    statements
    return value;
}
/* */
int main(int argc, char *argv[])
exit(arg);

```

C Preprocessor

```

include library file          #include <filename>
include user file            #include "filename"
replacement text             #define name text
replacement macro            #define name(var) text
    Example. #define max(A,B) ((A)>(B) ? (A) : (B))
undefine                   #undef name
quoted string in replace     #
concatenate args and rescan #
conditional execution        #if, #else, #elif, #endif
is name defined, not defined? #ifdef, #ifndef
name defined?              defined(name)
line continuation char       \

```

Data Types/Declarations

character (1 byte)	char
integer	int
real number (single, double precision)	float , double
short (16 bit integer)	short
long (32 bit integer)	long
double long (64 bit integer)	long long
positive or negative	signed
non-negative modulo 2^m	unsigned
pointer to int , float , ...	int* , float* , ...
enumeration constant	enum <i>tag</i> { <i>name</i> ₁ = <i>value</i> ₁ , ..., <i>name</i> _n = <i>value</i> _n };
constant (read-only) value	type const <i>name</i> ;
declare external variable	extern
internal to source file	static
local persistent between calls	static
no value	void
structure	struct <i>tag</i> {...};
create new name for data type	typedef <i>type</i> <i>name</i> ;
size of an object (type is size_t)	sizeof <i>object</i>
size of a data type (type is size_t)	sizeof (<i>type</i>)

Initialization

```

initialize variable           type name=value;
initialize array              type name[]={value1, ..., valuen};
initialize char string        char name[]="string";

```

Constants

suffix: long, unsigned, float
exponential form
prefix: octal, hexadecimal
Example. 031 is 25, 0x31 is 49 decimal
character constant (char, octal, hex)
newline, cr, tab, backspace
special characters
string constant (ends with '\0')

65536L, -1U, 3.0F
4.2e1
0, 0x or 0X
'a', '\ooo', '\xhh'
\n, \r, \t, \b
\\, \?, \', \"
"abc...de"

Pointers, Arrays & Structures

declare pointer to <i>type</i>	<i>type</i> * <i>name</i> ;
declare function returning pointer to <i>type</i>	<i>type</i> * <i>f</i> ();
declare pointer to function returning <i>type</i>	<i>type</i> (<i>*pf</i>)();
generic pointer type	void *
null pointer constant	NULL
object pointed to by <i>pointer</i>	* <i>pointer</i>
address of object <i>name</i>	& <i>name</i>
array	<i>name</i> [<i>dim</i>]
multi-dim array	<i>name</i> [<i>dim</i> ₁][<i>dim</i> ₂]...

Structures

struct <i>tag</i> {	structure template
<i>declarations</i>	declaration of members
}	

create structure	struct <i>tag</i> <i>name</i>
member of structure from template	<i>name</i> . <i>member</i>
member of pointed-to structure	<i>pointer</i> -> <i>member</i>
Example. (* <i>p</i>). <i>x</i> and <i>p</i> -> <i>x</i> are the same	
single object, multiple possible types	union
bit field with <i>b</i> bits	unsigned <i>member</i> : <i>b</i> ;

Operators (grouped by precedence)

struct member operator	<i>name</i> . <i>member</i>
struct member through pointer	<i>pointer</i> -> <i>member</i>
increment, decrement	++ , --
plus, minus, logical not, bitwise not	+ , - , ! , ~
indirection via pointer, address of object	* <i>pointer</i> , & <i>name</i>
cast expression to type	(<i>type</i>) <i>expr</i>
size of an object	sizeof
multiply, divide, modulus (remainder)	* , / , %
add, subtract	+ , -
left, right shift [bit ops]	<< , >>
relational comparisons	> , >= , < , <=
equality comparisons	== , !=
and [bit op]	&
exclusive or [bit op]	^
or (inclusive) [bit op]	
logical and	&&
logical or	
conditional expression	<i>expr</i> ₁ ? <i>expr</i> ₂ : <i>expr</i> ₃
assignment operators	+= , -= , *= , ...
expression evaluation separator	,

Unary operators, conditional expression and assignment operators group right to left; all others group left to right.

Flow of Control

statement terminator	;
block delimiters	{ }
exit from switch, while, do, for	break;
next iteration of while, do, for	continue;
go to	goto <i>label</i> ;
label	<i>label</i> : <i>statement</i>
return value from function	return <i>expr</i>

Flow Constructions

if statement	if (<i>expr</i> ₁) <i>statement</i> ₁ else if (<i>expr</i> ₂) <i>statement</i> ₂ else <i>statement</i> ₃
while statement	while (<i>expr</i>) <i>statement</i>
for statement	for (<i>expr</i> ₁ ; <i>expr</i> ₂ ; <i>expr</i> ₃) <i>statement</i>
do statement	do <i>statement</i> while (<i>expr</i>);
switch statement	switch (<i>expr</i>) { case <i>const</i> ₁ : <i>statement</i> ₁ break; case <i>const</i> ₂ : <i>statement</i> ₂ break; default: <i>statement</i>

ANSI Standard Libraries

<assert.h> <ctype.h> <errno.h> <float.h> <limits.h>
<locale.h> <math.h> <setjmp.h> <signal.h> <stdarg.h>
<stddef.h> <stdio.h> <stdlib.h> <string.h> <time.h>

Character Class Tests <ctype.h>

alphanumeric?	isalnum (<i>c</i>)
alphabetic?	isalpha (<i>c</i>)
control character?	iscntrl (<i>c</i>)
decimal digit?	isdigit (<i>c</i>)
printing character (not incl space)?	isgraph (<i>c</i>)
lower case letter?	islower (<i>c</i>)
printing character (incl space)?	isprint (<i>c</i>)
printing char except space, letter, digit?	ispunct (<i>c</i>)
space, formfeed, newline, cr, tab, vtab?	isspace (<i>c</i>)
upper case letter?	isupper (<i>c</i>)
hexadecimal digit?	isxdigit (<i>c</i>)
convert to lower case	tolower (<i>c</i>)
convert to upper case	toupper (<i>c</i>)

String Operations <string.h>

s is a string; cs, ct are constant strings	
length of s	strlen (<i>s</i>)
copy ct to s	strcpy (<i>s</i> , <i>ct</i>)
concatenate ct after s	strcat (<i>s</i> , <i>ct</i>)
compare cs to ct	strcmp (<i>cs</i> , <i>ct</i>)
only first n chars	strncmp (<i>cs</i> , <i>ct</i> , <i>n</i>)
pointer to first c in cs	strchr (<i>cs</i> , <i>c</i>)
pointer to last c in cs	memchr (<i>cs</i> , <i>c</i> , <i>n</i>)
copy n chars from ct to s	memcpy (<i>s</i> , <i>ct</i> , <i>n</i>)
copy n chars from ct to s (may overlap)	memmove (<i>s</i> , <i>ct</i> , <i>n</i>)
compare n chars of cs with ct	memcmp (<i>cs</i> , <i>ct</i> , <i>n</i>)
pointer to first c in first n chars of cs	memset (<i>s</i> , <i>c</i> , <i>n</i>)
put c into first n chars of s	

C Reference Card (ANSI)

Input/Output <stdio.h>

Standard I/O

standard input stream	stdin
standard output stream	stdout
standard error stream	stderr
end of file (type is int)	EOF
get a character	getchar()
print a character	putchar(<i>chr</i>)
print formatted data	printf("format", <i>arg</i> ₁ , ...)
print to string <i>s</i>	sprintf(<i>s</i> , "format", <i>arg</i> ₁ , ...)
read formatted data	scanf("format", & <i>name</i> ₁ , ...)
read from string <i>s</i>	sscanf(<i>s</i> , "format", & <i>name</i> ₁ , ...)
print string <i>s</i>	puts(<i>s</i>)

File I/O

declare file pointer	FILE *fp;
pointer to named file	fopen("name", "mode")
modes: r (read), w (write), a (append), b (binary)	
get a character	getc(fp)
write a character	putc(<i>chr</i> , fp)
write to file	fprintf(fp, "format", <i>arg</i> ₁ , ...)
read from file	fscanf(fp, "format", <i>arg</i> ₁ , ...)
read and store <i>n</i> elts to *ptr	fread(*ptr, eltsize, <i>n</i> , fp)
write <i>n</i> elts from *ptr to file	fwrite(*ptr, eltsize, <i>n</i> , fp)
close file	fclose(fp)
non-zero if error	ferror(fp)
non-zero if already reached EOF	feof(fp)
read line to string <i>s</i> (< max chars)	fgets(<i>s</i> , max, fp)
write string <i>s</i>	fputs(<i>s</i> , fp)

Codes for Formatted I/O: "%-+ 0w.pmc"

- left justify
- + print with sign
- space* print space if no sign
- 0 pad with leading zeros
- w* min field width
- p* precision
- m* conversion character:
 - h short, l long, L long double
- c* conversion character:
 - d,i integer u unsigned
 - c single char s char string
 - f double (printf) e,E exponential
 - f float (scanf) lf double (scanf)
 - o octal x,X hexadecimal
 - p pointer n number of chars written
 - g,G same as f or e,E depending on exponent

Variable Argument Lists <stdarg.h>

declaration of pointer to arguments	va_list <i>ap</i> ;
initialization of argument pointer	va_start(<i>ap</i> , <i>lastarg</i>);
<i>lastarg</i> is last named parameter of the function	
access next unnamed arg, update pointer	va_arg(<i>ap</i> , <i>type</i>)
call before exiting function	va_end(<i>ap</i>);

Standard Utility Functions <stdlib.h>

absolute value of int <i>n</i>	abs(<i>n</i>)
absolute value of long <i>n</i>	labs(<i>n</i>)
quotient and remainder of ints <i>n,d</i>	div(<i>n,d</i>)
returns structure with div_t.quot and div_t.rem	
quotient and remainder of longs <i>n,d</i>	ldiv(<i>n,d</i>)
returns structure with ldiv_t.quot and ldiv_t.rem	
pseudo-random integer [0,RAND_MAX]	rand()
set random seed to <i>n</i>	srand(<i>n</i>)
terminate program execution	exit(status)
pass string <i>s</i> to system for execution	system(<i>s</i>)

Conversions

convert string <i>s</i> to double	atof(<i>s</i>)
convert string <i>s</i> to integer	atoi(<i>s</i>)
convert string <i>s</i> to long	atol(<i>s</i>)
convert prefix of <i>s</i> to double	strtod(<i>s,&endp</i>)
convert prefix of <i>s</i> (base <i>b</i>) to long	strtol(<i>s,&endp,b</i>)
same, but unsigned long	strtoul(<i>s,&endp,b</i>)

Storage Allocation

allocate storage	malloc(size), calloc(nobj, size)
change size of storage	newptr = realloc(ptr, size);
deallocate storage	free(ptr);

Array Functions

search array for key	bsearch(key, array, n, size, cmpf)
sort array ascending order	qsort(array, n, size, cmpf)

Time and Date Functions <time.h>

processor time used by program	clock()
Example. clock() /CLOCKS_PER_SEC is time in seconds	
current calendar time	time()
time ₂ -time ₁ in seconds (double)	difftime(time ₂ , time ₁)
arithmetic types representing times	clock_t, time_t
structure type for calendar time comps	struct tm
tm_sec	seconds after minute
tm_min	minutes after hour
tm_hour	hours since midnight
tm_mday	day of month
tm_mon	months since January
tm_year	years since 1900
tm_wday	days since Sunday
tm_yday	days since January 1
tm_isdst	Daylight Savings Time flag
convert local time to calendar time	mktime(tp)
convert time in tp to string	asctime(tp)
convert calendar time in tp to local time	ctime(tp)
convert calendar time to GMT	gmtime(tp)
convert calendar time to local time	localtime(tp)
format date and time info	strftime(<i>s,smax</i> , "format", tp)

tp is a pointer to a structure of type tm

Mathematical Functions <math.h>

Arguments and returned values are double

trig functions	sin(x), cos(x), tan(x)
inverse trig functions	asin(x), acos(x), atan(x)
arctan(y/x)	atan2(y,x)
hyperbolic trig functions	sinh(x), cosh(x), tanh(x)
exponentials & logs	exp(x), log(x), log10(x)
exponentials & logs (2 power)	ldexp(x,n), frexp(x,&e)
division & remainder	modf(x,ip), fmod(x,y)
powers	pow(x,y), sqrt(x)
rounding	ceil(x), floor(x), fabs(x)

Integer Type Limits <limits.h>

The numbers given in parentheses are typical values for the constants on a 32-bit Unix system, followed by minimum required values (if significantly different).

CHAR_BIT	bits in char	(8)
CHAR_MAX	max value of char	(SCHAR_MAX or UCHAR_MAX)
CHAR_MIN	min value of char	(SCHAR_MIN or 0)
SCHAR_MAX	max signed char	(+127)
SCHAR_MIN	min signed char	(-128)
SHRT_MAX	max value of short	(+32,767)
SHRT_MIN	min value of short	(-32,768)
INT_MAX	max value of int	(+2,147,483,647)
INT_MIN	min value of int	(-2,147,483,648)
LONG_MAX	max value of long	(+2,147,483,647)
LONG_MIN	min value of long	(-2,147,483,648)
UCHAR_MAX	max unsigned char	(255)
USHRT_MAX	max unsigned short	(65,535)
UINT_MAX	max unsigned int	(4,294,967,295)
ULONG_MAX	max unsigned long	(4,294,967,295)

Float Type Limits <float.h>

The numbers given in parentheses are typical values for the constants on a 32-bit Unix system.

FLOAT_RADIX	radix of exponent rep	(2)
FLOAT_ROUNDS	floating point rounding mode	
FLOAT_DIG	decimal digits of precision	(6)
FLOAT_EPSILON	smallest <i>x</i> so 1.0f + <i>x</i> ≠ 1.0f	(1.1E - 7)
FLOAT_MANT_DIG	number of digits in mantissa	
FLOAT_MAX	maximum float number	(3.4E38)
FLOAT_MAX_EXP	maximum exponent	
FLOAT_MIN	minimum float number	(1.2E - 38)
FLOAT_MIN_EXP	minimum exponent	
DBL_DIG	decimal digits of precision	(15)
DBL_EPSILON	smallest <i>x</i> so 1.0 + <i>x</i> ≠ 1.0	(2.2E - 16)
DBL_MANT_DIG	number of digits in mantissa	
DBL_MAX	max double number	(1.8E308)
DBL_MAX_EXP	maximum exponent	
DBL_MIN	min double number	(2.2E - 308)
DBL_MIN_EXP	minimum exponent	

January 2007 v2.2. Copyright © 2007 Joseph H. Silverman

Permission is granted to make and distribute copies of this card provided the copyright notice and this permission notice are preserved on all copies.

Send comments and corrections to J.H. Silverman, Math. Dept., Brown Univ., Providence, RI 02912 USA. (jhs@math.brown.edu)