Computertechnik


Jil Zerndt, Lucien Perret May 2024

Introduction

Computer Engineering

Hardware

- CPU Central Processing Unit
- · Memory Stores instructions and data
- Input / Output Interface to external devices
- System-Bus Electrical connection of blocks



Datapath


- ALU
- Registers

Arithmetic and Logic Unit Fast but limited storage inside CPU Control Unit

- Finite State Machine
- Reads and executes instructions
- $\bullet\,$ Types of instructions Data transfer, Arithemtic, logical and jumps

Software

From C to executable



- 1. Preprocessor
- Text processing
- Pasting of #include files
- Replacing macros (#define)
- 2. Compiler
- Translate CPU-independent C-code into CPU-specific assembly code
- Translate 0
 3. Assembler
- Translate to machine instructions
- Result: Relocatable object file
- Binary file \rightarrow not readable with text editor
- 4. Linker
- Merge object files
- $\bullet\,$ Resolve dependencies and cross-references
- Create executable

Cortex-M Architecture

Registers

- 16 Core Registers
- 32-Bit wide

• RO-R7 Lower Registers

• R8 - R12 Higher Registers

• R13 Stack Pointer Temp Storage

• R14 Link Register Return from Procs

• R15 Program Counter Addr of next Instr.

ALU

• 32-Bit wide processing unit

APSR (Flag Register)

• N Negative

- Z Zero
- C Carry
- V Overflow

Instruction Set R₀ R1 R2 R3 Low R4 R5 R6 R7 R8 R9 R10 High R11

• 16-Bit Thumb instruction encoding

Label	Instr.	Operands	Comments
demoprg	MOVS	R0,#0xA5	; copy 0xA5 into register R0
	MOVS	R1,#0x11	; copy 0x11 into register R1
	ADDS	R0,R0,R1	; add contents of RO and R1

Instruction Types

- Data transfer
- Data processing
- · Control flow Move, Load and Store Arithmetic, Logical and Shift operations Branches and functions

Assembly Program Structure

Code		Data	Stack
	AREA	MyCode, CODE, REAL	DONLY
start	ENTRY MOVS ADDS B	R4,#12 R3,R4,#5 start	Define code area to include your program
	AREA	MyData, DATA, REAL	DWRITE
byte_var hw_var word_var	DCB DCW DCD	0x1A,0x00 0x2B3C 0x4D5E6F70	Define data area to store global variables, etc.
	AREA	STACK, NOINIT, REA	ADWRITE
stack_mem	SPACE	0x00000400	Define stack area to reserve space for stack

Directives for initialized data

- DCB Bytes
- DCW Half-Words
- DCD Words

var1	DCB	0x1A			
var2	DCB	0x2B	0x3C	$0\times4D$	0x5E
var3	DCW	(0x6F70	0x8	192
var4	DCD	0xA3B4C5D6			

Directives for uninitialized data

• SPACE Bytes to be reserved

Data Transfer

Data Transfer Instructions

Loading Data

- MOVS
- Reg to Reg MOVS R1, R2
- 8-Bit Literal MOVS R1,#0x1C
- Constant MOVS R1, #MyConst
- LDR
- 32-Bit Literal LDR R1, #OxA1B2C3D4
- Literal + Offset LDR R1, [PC, #12]
- Constant LDR R1, =MyConst
- Reg Value LDR R1, [R2]


- LDRB
- Load Register Byte
- Bits 31 to 8 set to zero
- LDRH
- Load Register Half-word
- Bits 31 to 16 set to zero

Load Array

- my array = 3 * 4 Bytes
- Instructions = 5 * 2 Bytes
- Literals (0x08) = 1 * 4 Bytes

00000004 00000008		,,	DCD DCD	0x55667788 0x99AABBCC	
		AREA myC	ode, CODE,	READONLY	
					Not content of my_array, but address of my_array
		; load bas	e and offs	set registers	
0000007C	4906	LDR R1,	my_array	; load addi	ress of array
0000007E	4B07	LDR R3,	=0x08		
			- 44		

my_data, DATA, READWRITE



Storing Data

- Value from Register STR R1, [R2]
- Value from Reg + Offset STRR1, [R2, #0x04]
- Store Register Byte (Low 8 bits of register stored)
- Store Register Half-word (Low 15 bits of register stored)

Arithmetic Operations

Arithmetic Operations

Flags (APSR = N, Z, C, V)

Instructions ending with with «S» allow flag modification

- ADDS
- SUBS
- MOVS
- LSLS

Flag	Meaning	Action	Operands
Negative	MSB = 1	N = 1	signed
Zero	Result = 0	Z = 1	signed, unsigned
Carry	Carry	C = 1	unsigned
Overflow	Overflow	V = 1	signed

Overview

- ADD / ADDS
- ADCS Addition with Carry
- ADR Address to Register
- SUB / SUBS
- SBCS
- RSBS
- MULS

Subtraction

Subtraction with carry (borrow) Reverse Subtract (negative)

Multiplication

A + BA + B + c

PC + A


A - B

A - B - !c

 $-1 \cdot A$


 $A \cdot B$

Multi-Word Addition with ADCS



ADDS	R1,	R1,	R4
ADCS	R2,	R2,	R5
ADCS	R3,	R3,	R6

Multi-Word Subtraction with SBCS



SUBS	R1,	R1,	R4
SBCS	R2,	R2,	R5
SBCS	R3,	R3,	R6

Negative Number

• 2' Complement A = !A + 1

Carry and Overflow

unsigned

- Addition \rightarrow C = 1 \rightarrow carry result too large for available bits
- Subtraction \to C = 0 \to borrow result less than zero \to no negative numbers signed
- Addition \rightarrow potential overflow in case of operands with equal signs
- Subtraction \rightarrow potential overflow in case of operands with opposite signs


Addition and Subtraction

• Addition $C = 1 \rightarrow Carry$

1	1	0	1	$\begin{array}{c} 13d \\ 7d \end{array}$
0	1	1	1	7d
1	1	1	1	
1				
1	0	1	0	0
	1 0 1 1	1 1	$egin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$

• Subtraction $C = 0 \rightarrow Borrow sign$ 6d - 14d = 0110b - 1110b = 0110b + 0010b

0100



Logic, Shift and Rotate Instructions

Logical Instructions

The following instruction only affect N and Z flags

• ANDS

- BICS
- EORS
- MVNS Bitwise NOT
- ORRS

Bitwise OR

Rdn # Rm

10011 #- 101

Rdn & Rm

Rdn & ! Rm $a\& \sim b$


Rdn \$ Rm $a^{\wedge}b$

Rm a

a | b

Shift Instructions

- LSLS Logical Shift Left $2^n \cdot Rn \quad 0 \to LSB$
- LSRS Logical Shift Right $2^{-n} \cdot Rn \quad 0 \to MSB$
- ASRS Arithmetic Shift Right $R^{-n} \pm \pm MSB \rightarrow MSB$
- RORS Rotate Right $LSB \rightarrow MSB$



Sign-Extension

Add additional bits

- Unsigned zero extension fill left bits with zero
- Signed sign extension copy sign bit to the left

Unsigned	$\rightarrow \sim$ Zero Extension			
$1011 \rightarrow$	00001011	0011	\rightarrow	00000011
Signed —	Sign Extension	•		
$1011 \rightarrow$	11111011	0011	\rightarrow	00000011


Truncation

Cast cuts out the left most digits

- Signed possible change of sign
- Unsigned results in module operation

0xFFFF'FFFF

4'294'967'295



-. result = 0;

Control Structures

Branch Instructions

Selection (IF-ELSE)

if (nr >= 0) {


int32 t isPositive;

isPositive = 1:

isPositive = 0;

int32 t nr;

else {



Assume: nr in R1

CMP

BLT

MOVS

MOVS

B -

else

end if

isPositive in R2

R1,#0x00

else

R2,#1


end if

R2,#0


NR_CASES case_switch	EQU	6
	CMP	R1, #NR_CASES
	BHS	case_default
	LSLS	R1, #2; * 4
	LDR	R7, =jump_table
	LDR	R7, [R7, R1]
	BX	R7
case_0	ADDS	R2, R2, #17
case_1	ADDS	R2, R2, #13
case_3_5	ADDS	R2, R2, #37
	В	end_sw_case
case_default	Movs	R2,#0
end_sw_case		
jump_table	DCD	case_0
	DCD	case_1
	DCD	case_default
	DCD	case_3_5
	DCD	case_default
	DCD	case_3_5

Loops

• Do while: Post-Test Loop



• While = Pre-Test Loop



• For = Pre-Test Loop

С	Assembly			
<pre>#include <utils_ctboard.h> #include <stdint.h> int32_t = 0; int32_t count = 0;</stdint.h></utils_ctboard.h></pre>	main	AREA progCode, CODE, READONLY THUMB PROC EXPORT main		
$for(i = 0; i < 10; i++)$ {		LDR R6,=i ; R6=address of i		
count++;		LDR RO, [R6] ; RO=value at i		
)		LDR R7, =count ; R7=address of count		
		LDR R1, [R7] ; R1=value at count		
		B cond		
	loop	ADDS R0, R0, #1		
		ADDS R1,R1,#1		
	cond	CMP R0, #10		
		BLT loop ; *signed* comparison STR R0,[R6] ; store final i		
		STR R0, [R6] ; store final i		
		STR R1, [R7] ; store final count		
	endless	B endless		
		ENDP		
		AREA progData, DATA, READWRITE		
	i	DCD 0		
	count	DCD 0		
		END		

Subroutines and the Stack

Subroutine Call and Return

- Label with Name (MulBy3)
- Return Statement (BX 1R)

00000050	4604	MulBy3	MOV	R4,R0
00000052	0040	LSLS	RO, #1	
00000054	4420	ADD	R0,R4	
00000056	4770	BX	$_{ m LR}$	

Stack

- Stack Area (Section)
- Stack Pointer (SP)
- PUSH {...}
- POP {...}
- Direction on ARM
- Alignment
- · Only words

Continuous area of RAM

 $R13 \rightarrow points$ to last written data value

Decrement SP and store words

Read words and increment SP

full-descending stack

word-aligned

32-Bit

Stack - Push and Pop

- Number of Pushs = Number of Pops
- Stack-limit < SP < stack-base

ADDR_LED_31_0 LED_PATTERN	EQU EQU	0x60000100 0xA55A5AA5		R and registers used routine
subrExample	PUSH	{R4,R5,LR}		
	; write	pattern to LED	s	
	LDR	R4,=ADDR LED 3	1 0	
	LDR	R5,=LED PATTER	N	
	STR	R5,[R4]		Call another subroutine
	BL	write7seg		
	POP	{R4,R5,PC}	Restor	e registers and PC

PUSH {R2,R3,R6}

00000000	B083	SUB	SP,SP,#12
00000002 9200	STR	R2,[SP]	
00000004	9301	STR	R3,[SP,#4]
000000069602	STR	R6,[SP,#8]	

POP {R2,R3,R6}

00000008 9A00	LDR	R2,[SP]
0000000A 9B01	LDR	R3,[SP,#4]
0000000C 9B02	LDR	R6,[SP,#8]
0000000E B003	ADD	SP,SP,#12

Parameter Passing

Where

- Register
- Global variables
- Stack
- Caller: PUSH parameter on stack
- Callee: Access parameter through LDR

Reentrancy

- Recursive Function Calls
- Registers and gobal variables are overwritten
- Requires an own set of data for each call
- Solution:
- ARM Procedure Call Standard

Passing through global variables

- Shared variables in data area
- Overhead to access variable
- Error prone, unmaintainable
- By reference
- Allows passing of larger structures

ARM Procedure call Standard

Parameters

- Caller copies arguments From R0 to R3
- Caller copies additional parameters to stack

Returning fundamental data types

- Smaller than word
- Word
- Double word
- 128-Bit

zero or sign extend to word return in RO return in RO / R1 return in RO - R3


Returning composite data types

- Up to 4 bytes return in RO
- Larger than 4 bytes stored in data area

Register / "pass by value"

```
AREA exData, DATA, ...
         AREA exCode, CODE, ...
           MOVS
                   R1, #0x03
                   double
           BL
  caller
           MOVS
                   ...,R0
           . . .
         double
callee
                   RO, R1, #1
           LSLS
function
           BX
                   LR
double
```

Register Usage



Variable register 8

Intra-Procedure-call scratch regist

Register contents might be modified might be modified

r10

r11

r12 r13

r14

Callee must preserve contents of these registers (Callee saved)

v7

v8

IΡ

SP LR

Pattern as used by the compiler. Manually Subroutine Call - Caller Side Copy parameters Save Copy parameters exceeding R0 - R3 Call Callee caller saved' to R0 - R3 on stack registers PUSH {R0-R3} MOV RO, Rx SUB SP, SP, # (4*args) BL callee STR Ry, [SP, # ..] registers can be used to pass parameters

On return from subroutine

Modular Coding and Linking

Modular Coding / Linking


From source code to executable program

Compile / assemble each module

· Results in an object file for each module

Link all object files

• Results in one executable file



Managing complexity by modular programming

Topic Mo Registers		Benefits		
Enable working in tean	ne	Multiple de	velop Whicholystes aft the state and reede	
		repository	how) after merging the sections in	the linking process
Useful partitioning and	structuring of the programs	Eases reusein	g of modules	
Individual verification of		Benefits all u	sers of the module	
Providing libraries of ty	pes and functions	For reuse inst	ead of reinvention	
Mixing of modules the	at are programmed in various	F a miv C a	ARM tool chain uses ELF for object flud assembly language modules	les
ster languages Only compile the chang		E.g. IIIX C ai	id assembly language modules	
Only compile the chang	ged modules	Speeds up co	mpilation time	

ARM assembly IMPORT and EXPORT keywords

Linkage control

- EXPORT for use by other module
- IMPORT from another module for use in this module Internal symbols
- Neither IMPORT nor EXPORT

	N	usable outside of module ma
; main	n.s	
	AREA m	yCode, CODE, READONLY
	EXPORT	main
	IMPORT	square
main		from module sq
	LDR	r0,a adr
	LDR	r0,[r0,#0] ; a
	BL	square
	ENDP	
a adr	DCD	a
b_adr	DCD	b
	AREA m	yData, DATA
a	DCD	0x00000005
b	DCD	0x00000007

Linker Input - Object files

Code section Code and constant data of the module, base at address 0×0

Data section All global variables of the module, based at address 0×0 Symbol table All symbols with their attributes like global/local, reference


Relocation table

Linker tasks

- Merge object file code sections
- Merge object file data sections
- Symbol resolution
- Address relocation

Linker Output

 $AXF = \mathbf{ARM}$ eXecutable File



Exceptional Control Flow

Interrupt sources

- Perfipherals signal to CPU that an event needs immediate attention
- Can alternatively be generated by software request
- Asynchronous to instruction execution

System exceptions

- Reset
- NMI
- Faults
- System Level Calls

Restart of processor

Non-maskable Interrupt (cannot be ignored) Undefined instructions OS calls - Instructions SVC and PendSV

On reset $PRIMASK = 0 \rightarrow enabled$

PRIMASK

- Disable

- Enable

Storing the context

Interrupt event can take place at any time

• E.g. between TST and BEQ instructions

- Single bit controlling all maskable interrupts

• ISR call requires automatic save off lags and caller saved registers

set PRIMASK clear PRIMASK

ISR call

- Stores xPSR, PC, LR, R12, R0-R3 on Stack
- Stores EXC RETURN to LR


ISR Return

- Use BX LR or POP {..., PC}
- Loading EXC Return into PC
- Restores RO-R3, R12, LR, PC and xPSR from Stack

Polling

Periodic query of status information

- Reading of status registers in loop
- Synchronous with main program
- Advantages
- Simple straightforward
- Implicit synchronisation
- Deterministic




- No additional interrupt logic required
- Disadvantages

Assembly

CPSID 1) CPSIE 1)

- Busy wait -> wastes CPU time
- Reduced throughput
- Long reaction time
- No synchronization
- · Difficult debugging



Increasing System Performance

xPSR Combination fo all three PSRs


Speed vs Low Power Aspects of Optimization	
Optimizing for	Drawbacks on
Higher speed	Power, cost, chip area
Lower cost	Speed, reliability
Zero power consumption	Speed, cost
Super reliable	Chip area, cost, speed
Temperature range	Power, cost lifetime

RISC = Reduced Instruction Set Computer

- Few instructions, unique instruction format
- Fast decoding, simple addressing
- Less hardware -> allows higher clock rates
- More chip space for registers (up to 256!)
- Load-store architecture reduces memory access,

CPU works at full-speed on registers

- Higher clock frequencies
- Easy and shorter pipelines (instructio size / duration)




CISC = Complex Instruction Set Computer

- More complex and more instructions
- Less program memory needed with complex instructions
- Short programs may work faster with less memory accesses


Von Neuman Arhcitecture

- · Same memory holds program and data
- Single bus system between CPU and memory Systembus




Harvard Architecture

- «Mark I» at Harvard University
- Separate memories for program and data
- Two sets of addresses/data buses between CPU and memory



How to Increase System Speed?



CPU improvements:

· Clock Speed

Cache Memory

· Multiple Cores / Threads

· Out of Order Execution

Pipelined Execution

Branch Prediction

- Better Compilers
- Better Algorithms


System level factors:

- Special Purpose Units e.g. Crypto, Video, Al
- · Multiple Processors
- Bus Architecture
- e.g. von Neumann / Harward
- · Faster components (e.g. SSDs,
 - 1000Base-T. etc.)
- . Instruction Set Archit

Fetching the next instruction, while the current one decodes Sequential vs. Pipelined








Timings and definitions (Example)

- Fe: fetch Read instructions 3 ns
- De: decode Decode instruction, read register or memory 4 ns
- Ex: execute Execute instruction, write back result 5 ns



Advantages of pipelining

- All stages are set tot he same execution time
- Massive performance gain
- Simpler hardware at each stage allows for a higher clock rate

Disadvantages

- A blocking stage blocks while pipeline
- Multiple stages may need to have access to the memory at the same

Instructions per second

Without pipelining



With pipelining

• Pipeline needs to be filled first

• After filling, instructions are executed after every stage

$$\frac{\text{Instructions}}{\text{second}} = \frac{1}{\text{Max stage delay}}$$

Optimal pipelining

- All operations here are on registers
- In this example it takes 6 clock cycles to execute 6 instructions
- Clock cycles per instruction (CPI) = 1


Cycle			1	2	3	4	5	6	7	8	9
Operation			1								
ADD	fe	de	ex								
SUB		fe	de	ex							
ORR			fe	de	ex						
AND	_			fe	de	ex					
ORR					fe	de	ex				
EOR				П		fe	de	ex			

Special situation: LDR

- In this example it takes 7 clock cycles to execute 6 instructions
- Read cycle must complete on the bus before LDR instruction can complete
- Next 2 instructions must wait one pipeline cycle (S = stall)
- Clock cycles per Instruction (CPI) = 1.2

Control Hazards

- Branch / jump decisions occur in stage 3 (ex)
- Worst case scenario conditional branch taken:



Reduce control hazards

• Loop fusion reduces control hazards

Ideas to further improve pipelining

- Branch prediction
- Store last decisions made for each conditional branch
- -> probability is high that the same decision is taken again
- Instruction prefetch
- Fetch several instructions in advance
- -> better use of system bus
- -> possibility of «Out of Order Execution»
- Out of Order Execution
- If one instruction stalls, it might be possible to already execute the next instruction

Limits of optimization

• Complex optimizations -> sever security problems

- Instructions executed, that would throw access violations under «In Order» circumstances.
- «Meltdown» and «Spectre» attacks: allow a process to access the data of another process

Parallel Computing

- Streaming / Vector processing One instruction processes multiple data items simultaneously
- Multithreading Multiple programs/threads share a single CPU
- Multicore Processors One processor contains multiple CPU cores
- Multiprocessor Systems A computer system contains multiple processors

