

Computertechnik 2

Jil Zerndt
FS 2025

Microcontroller Basics


Microcontroller Architecture

Embedded Systems

- low cost (usb sticks, consumer electronics)
- low power (sensor networks, mobile devices)
- small size (smart cards, wearables)
- real time (anti-lock brakes, process control)
- reliability (medical devices, automotive)
- extreme environment (space, automotive)

Single Chip Solution


⇒ CPU with integrated memory and peripherals



Peripherals and Registers

Peripherals

- configurable hardware blocks of a microcontroller
- accepts specific task from CPU, executes task and returns result (status, e.g. task completion, error)
- often interfaces to outside world many (not all) interact with external MCU pins
- examples: GPIO, UART, SPI, ADC



Registers

- Registers are arrays of flip-flops (storage elements with two states, i.e. 0 or 1)
- Each flip-flop stores one bit of information
- CPU writes to and reads from registers

CPU read/write to peripheral registers


- CPU reads/writes to peripheral registers
 - CPU uses memory-mapped I/O to access peripheral registers
 - CPU uses load/store instructions to access peripheral registers
- ⇒ System Buses

CPU access to individual Peripheral Registers

- ARM & STM map the peripheral registers into the memory address range
- Reference Manual shows the defined addresses → see file SEP_Handout in SEP Materials


Memory mapping of Peripheral Registers

- Each peripheral register has a unique address
- CPU uses the address to access the register
- CPU uses load/store instructions to access the register



Memory-Mapped Peripheral Registers

- Control register: controls states of LEDs
- Status register: monitors states of DIP switches




Memory-Mapped Registers

Registers are mapped into the memory address range - each has a specific address:

```
1 // Define memory-mapped register addresses
2 #define ADDR_LED_31_0      0x60000100
3 #define ADDR_DIP_SWITCH_31_0 0x60000200
4
5 // Read from DIP switches and write to LEDs
6 uint32_t value = read_word(ADDR_DIP_SWITCH_31_0);
7 write_word(ADDR_LED_31_0, value);
```

System Bus


- Interconnects CPU with memory and peripherals, allowing data transfer between components.
- CPU acts as master: initiating and controlling all transfers
- Peripherals and memory act as slaves: responding to requests from the CPU
- System bus is a shared resource



The CPU acts as a master, initiating and controlling all transfers, while peripherals and memory act as slaves, responding to requests.

Signal Groups

- **Data lines**
 - Bidirectional (read/write)
 - Number of lines → data bus width (8, 16, 32, 64 parallel lines of data)
 - Example: Cortex-M has 32 address lines → 4GB address space
→ 0x00000000 to 0xFFFFFFFF
- **Address lines**
 - Unidirectional: from Master to slaves
 - Number of lines → size of address space (e.g., 32 lines allow 2^{32} addresses)
- **Control signals**
 - Control read/write direction
 - Provide timing information
 - Chip select, read/write, etc.




Bus Specification

- Protocol and operations
- Signals
 - Number of Signals
 - Signal descriptions
- **Timing**
 - Frequency
 - Setup and hold times
- **Electrical properties** (not in exam)
 - Drive strength and Load
- **Mechanical requirements** (not in exam)

Bus Timing Options


Synchronous

- Master and slaves use a common clock
 - Often dedicated CLK signal from master to slave, but clock can also be encoded in a data signal
- Clock edges control bus transfer on both sides
- Used by most on-chip buses
- Off-chip: DDR and synchronous RAM



Asynchronous

- Slaves have no access to clock of the master
 - slave has their own clock or no clock at all
- Control signals carry timing information to allow synchronization
- Widely used for low data-rate off-chip memories
 - parallel flash memories and asynchronous RAM



But how can a driver be disconnected electrically?

Multiple devices driving the same data line

What if one device drives a logic 1 (Vcc) and another device drives a logic 0 (Gnd)?
→ Electrical short circuit!
→ bus contention ('Streitigkeit')





Figure only shows output paths, input paths are not shown.

Digital Logic Basics


CMOS Inverter

Complementary switches (transistors)

→ p-type and n-type have opposite open-close behaviour




e.g. Vcc = 3V = '1', Gnd = 0V = '0'
Vcc is the supply voltage of the circuit/chip




A buffer is built by connecting two inverters in series

CMOS Tri-State Inverter



Implementation:




Tri-State Logic

Multiple devices can drive the same data line thanks to tri-state capability:

- Logic '1': Voltage level (e.g., 3.3V)
 - Logic '0': Ground (0V)
 - Third state 'Z': High impedance (disconnected, floating)
- The CPU defines which device drives the bus:
- **Write**: CPU drives bus, all slave drivers disconnected
 - **Read**: CPU driver disconnected, selected slave drives bus, other slave drivers disconnected

Tri-State Buffer



When a signal like OUT is in tristate, we often say that it is 'floating'. The term expresses that such a signal can easily be moved by parasitic electrical effects to either one of the reference levels, i.e. '0' or '1'.

Bus Contention

CPU defines who drives the data bus at which moment in time:

- write CPU drives bus → all slave drivers disconnected
- read CPU releases bus → one slave drives bus (selected through values on address lines, other slave drivers disconnected)

Electrically disconnecting a driver is called **tri-state** or **high-impedance** (Hi-Z) state. (switch)

ENABLE	OUT
'1'	! IN
'0'	'Z'

'Z' = high impedance

Synchronous Bus

Synchronous Bus

- Datasheet STM32F429xx
- Figure 60 Synchronous non-multiplexed NOR/PSRAM read timings
- Figure 61 Synchronous non-multiplexed PSRAM write timings


Synchronous Bus Timing

Key signals for read/write operation:


- CLK**: System clock (rising edge)
- A[31:0]**: Address lines
- D[31:0]**: Data lines
- NWE**: Not Write Enable (active low)
NWE = '0' → write enabled
NWE = '1' → write disabled
- NOE**: Not Output Enable (active low)
NOE = '0' → output enabled
NOE = '1' → output disabled
- NE**: Not Enable (active low)
NE = '0' → bus enabled
NE = '1' → bus disabled

Note that 'N' prefix indicates active-low signals.

Block Diagram




Bus Timing Diagram



Timing Diagram


- write D[:] to A[:] → NE, NWE = 0
- read D[:] from A[:] → NE, NOE = 0



Assuming that the memory contains this value

Bus Access Size is determined by the NBL (0-3) (No Byte Line) signals

- NBL = 1 → Byte used for Read/Write
- NBL = 00
- NBL[0:3] = 0011 → Read Halfword
- NBL[0:3] = 1111 → Read Word



Gültigkeit: damit zeigt die CPU an, welche der 4 Bytes übertragen werden sollen (gültig = 0 (unten))

- Exact Position of falling edge on NBL varies with chip version
- Value on unused data lines are unknown, figures show assumptions

Bus Access Analysis

Analyzing Bus Cycle Diagrams

Read access analysis

Timing-Diagramm interpretieren


- NWE (Not Write Enable) = '0' → Write-Zugriff
- NOE (Not Output Enable) = '0' → Read-Zugriff
- Adresse steht auf A[31:0] während des Zugriffs
- Daten stehen auf D[31:0] während des Zugriffs

Memory mapping

- Remember that processors like ARM use little-endian ordering
- Lowest memory address holds the least significant byte (LSB)
- Highest memory address in the word holds the most significant byte (MSB)
- Map the bytes according to this ordering in memory

Bus Cycle Analysis Example

Given the following bus cycle diagram, determine the operation type, address, and data value:



Access 1: T1 T2 T3 T4 T5 T6 with A[31:0] = 0x6100ABC8, NOE active, D[31:0] = 0x11223344

Access 2: T1 T2 T3 T4 T5 with A[31:0] = 0x6100ABC8, NWE active, D[31:0] = 0x55667788

Solution:

Access 1: This is a read operation because NOE is active.

- Address: 0x6100ABC8
- Data read: 0x11223344

Access 2: This is a write operation because NWE is active.

- Address: 0x6100ABC8
- Data written: 0x55667788


Memory contents (little-endian):

Address	Content before Access 2
0x6100ABC8	0x44 (LSB)
0x6100ABC9	0x33
0x6100ABCA	0x22
0x6100ABCB	0x11 (MSB)

Address	Content after Access 2
0x6100ABC8	0x88 (LSB)
0x6100ABC9	0x77
0x6100ABCA	0x66
0x6100ABCB	0x55 (MSB)

Control and Status Registers

Hardware Slave (Peripheral)



Control Bits

- Allow CPU to configure Slaves
- CPU writes to register bit to configure Slave
- Slave uses output of register bit to configure itself
- Example: SPI Slave Select (SS) bit
- Usually read/write access to control bits


Status Bits

- Allow CPU to monitor Slaves
- CPU reads register bit to monitor Slave
- Slave uses input of register bit to monitor itself (Slave writes to register bit)
- Example: SPI Busy bit
- Usually read-only access to status bits

Example STM32 Power Control/Status Register PWR_CSR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	VOS RDY		Reserved	BRE	EWUP		Reserved	BRR	PVDO	SBF	WUF				
				rw	rw			r	r	r	r				
Control Bits								Status Bits							
BRE: Backup regulator enable EWUP: Enable WKUP pin								BRR: Backup regulator ready PVDO: PVD output SBF: Standby flag WUF: Wakeup flag							

Control/Status register on example bus:



Control and Status Registers on CT Board

Chip-internal and external registers (details on memory map in STM32 Reference Manual)

0x0000'0000	system (boot)
0x1FFF'FFFF	on-chip RAM
0x2000'0000	ST peripherals
0x3FFF'FFFF	CT board I/O
0x4000'0000	external memory
0x5FFF'FFFF	ARM Cortex-M NVIC, ...
0x6000'0000	
0x7FFF'FFFF	
0x8000'0000	
0x9FFF'FFFF	
0xA000'0000	
0xBFFF'FFFF	
0xC000'0000	
0xDFFF'FFFF	
0xE000'0000	
0xFFFF'FFFF	Cortex-M peripherals

1

1 ST peripherals
e.g. Timers, ADC, UART, SPI, ...

2

2 CT board I/O
LEDs, dip switches, LCD, ...

3

3 ARM Cortex-M
NVIC, ...

Zwiebelbild:

ARM Cortex-M peripherals
Design
CPU, NVIC, power control
legt bereits NVIC Adressen fest
Bereich system (boot) bereits
festgelegt → ARM Design

STM : ST-Peripherals
→ Timers, SPI, I2C, ADC, UART
ab Address-Space 0x4000'0000

INes : CT board, I/O
→ LEDs, dip switches, LCD
Anfangsadressen 0x6000'0000 - 0x7FFF FFFF

Address Decoding

Address Decoding

Interpretation of address line values. See whether bus access targets a particular address or address range.


- CPU uses address lines to select a peripheral
- Each peripheral has a unique address range
- Address decoding logic generates a chip select signal for each peripheral

Full Address Decoding

- All address lines are decoded
- A control register can be accessed at exactly one location
- 1:1 mapping: A unique address maps to a single hardware register
- example: LEDs and DIP switches on CT board

Partial Address Decoding

- Only a subset of address lines are decoded
- A control register can be accessed at multiple locations
- 1:n mapping: Multiple addresses map to the same hardware register
- Motivation: Simpler and possible Aliasing (Map a hardware register to several addresses)



Simple Address Decoder

Basic address decoder with 3 address lines that selects when address is 0x5:

```
// In hardware description language (e.g., Verilog):
2 assign select = (A[2] & !A[1] & A[0]); // Decodes address 0x5 (101 binary)
```

Address Range Calculation

For partial address decoding, if only higher-order address bits $A[n : m]$ are decoded (where $n > m$), then:

- Each decoded address represents a range of 2^m addresses
- The size of this address range is 2^m bytes
- The start address has all lower bits set to 0
- The end address has all lower bits set to 1


For example, if only $A[31 : 8]$ are decoded, each decoded address represents a 256-byte range ($2^8 = 256$).

How does a Slave know that it is being addressed?

⇒ Address decoding logic in the Slave (each on its own)

Full Address Decoding

- all addresses from A₃₁ to A₀




- select is active for exactly one address

- E.g. at 0x4000'8234


Partial Address Decoding

- only addresses from A₃₁ to A₈



- select is active for any address within a given range (e.g. ignoring some lower address lines)

- E.g. from 0x4000'8200 to 0x4000'82FF
→ 0x4000'82xx



Address Decoding KR and Examples

SEP Handout page 1!!! FMC Decoding

Address Decoding

Anzahl adressierbarer Bytes berechnen

Bus mit n Adressleitungen → es können 2^n Bytes adressiert werden

Partial Address Decoding

Mit n Adressleitungen, x davon werden dekodiert → Register kann unter $2^{(n-x)}$ Adressen angesprochen werden

Spezifische Leitungen dekodieren

- $A[i] \rightarrow$ Address-Bit = 1
- $\neg A[i] \rightarrow$ Address-Bit = 0
- nichts → egal (0 oder 1, schreibe X)

Vorgehen

1. Schreibe Adresse in binär auf
2. Setze für jede Adressleitung Wert nach Legende ein
3. Für alle Stellen mit X können alle möglichen Kombinationen eingesetzt werden
4. Diese ergeben alle Adressen, unter denen das Register angesprochen werden kann

Umgekehrt (spezifische Adresse gegeben)

1. Schreibe Adresse in binär
2. Schreibe für alle Leitungen $A[i]$ bzw. $\neg A[i]$ (beachte Endianness)
3. select = $A[n] \& A[n-1] \& \dots \& A[0]$ (mit ! falls nötig)

Address Decoding mit 6 Adressleitungen

System Bus mit $A[5:0]$, decode nur obere 4 Leitungen: select = $A[5] \& A[4] \& \neg A[3] \& \neg A[2]$

Lösung:

- Binär: 1100XXb
- Alle möglichen Kombinationen für XX: 00, 01, 10, 11
- Adressen: 0x30, 0x31, 0x32, 0x33

Für Adresse 0x28 (101000b): select = $A[5] \& \neg A[4] \& A[3] \& \neg A[2] \& \neg A[1] \& \neg A[0]$

Address Decoding Example

Given a 6-bit address bus $A[5:0]$, determine the addresses that will select a device with the following address decoding logic:

$$\text{select} = A[5] \& A[4] \& \neg A[3] \& \neg A[2]$$

Solution:

The decoding logic fixes 4 address bits: $A[5:2] = 1100$

The bits $A[1:0]$ are "don't care" bits (not included in the logic), giving 4 possible addresses:

- $A[5:0] = 110000 = 0x30$
- $A[5:0] = 110001 = 0x31$
- $A[5:0] = 110010 = 0x32$
- $A[5:0] = 110011 = 0x33$

Therefore, the device can be addressed at any of these four addresses: 0x30, 0x31, 0x32, or 0x33.

Wait States for Slow Peripherals

Wait States

Wait states are extra clock cycles inserted to allow slow peripherals to respond.

- Without wait states, the slowest slave would determine bus cycle time
- Wait states can be:
 - Programmed at a bus interface unit depending on the address
 - Requested by slaves through a "readySignal" (for long or variable access times)

Slow Slaves


Problem: Individual Slave Access times

- If slowest slave defines bus cycle time → reduced bus performance
- How can we get an individual bus cycle time for each slave?

Solutions for slow slaves


- **Individual Wait States** can be programmed at a bus interface unit

Insert wait states to slow down the CPU to match the speed of the slowest peripheral (depending on the address of an access/bus cycle)




- **Bus Mastering** Slave tells bus interface unit when it is ready

Allow a peripheral to take control of the bus and perform its own accesses (e.g. DMA)
Well suited for slaves with long or variable access times




Individual Wait States

Wait states are inserted to slow down the CPU to match the speed of the slowest peripheral (depending on the address of an access)



CT Board with STM32 Microcontroller and Buses



Real-world Systems are partitioned into multiple buses.

STM32 Microcontroller

with CPU, on-chip memory, and peripherals interconnected through the system bus(es)

- On-chip system bus: 32 data lines, 32 address lines and control signals
- Off-chip external bus: 16 data lines, 24 address lines and control signals


Memory

System Bus

Peripherals

STM32

CT-Board I/O



A distributed system with parallel (simultaneous) processing of data in many peripherals. All under the supervision of the CPU.

Note: ARM calls their system buses AHB (ARM High-performance Bus) and APB (ARM Peripheral Bus). On complex chips, it is state-of-the-art to partition the system bus into multiple interconnected buses.

Programming Memory-Mapped Peripherals

Accessing Control Registers in C

Accessing Control Registers in C

Hardware View

- Signals
- Timing
- Address decoding
- Wait states
- Control and status registers

Software View

- Accessing control and status registers in C

Problem

Compiler may remove statements that have no effect from the compiler's point of view

```
uint32_t ui;

void ex_func(void)
{
    ui = 0xAAAAAAA;
    ui = 0xBBBBBBBB;
    while (ui == 0) {
        ...
    }
}
```

Optimizing compiler will remove these statements as they seem to have no effect

kann gefahrlos
gestrichen werden
(Kontrollregister, wird direkt verworfen)

- Accesses to control registers (read/write) are memory accesses
- If writing has a side effect on the hardware and/or if reading may result in a different value than was set before in the code, the program will not behave as intended/expected

Solution

- Use the volatile keyword/qualifier in C to prevent the compiler from removing statements that have no effect from the compiler's point of view
→ prohibit compiler optimizations on the variable
- The compiler will not optimize away accesses to a variable declared as volatile
- The compiler will not reorder accesses to a variable declared as volatile

```
volatile uint32_t ui;

void ex_func(void)
{
    ui = 0xAAAAAAA;
    ui = 0xBBBBBBBB;
    while (ui == 0) {
        ...
    }
}
```

statements will not be removed by compiler

- Tell compiler that the variable may change at any time, outside the control of the compiler (e.g. by hardware or interrupt handler)
- The compiler cannot make any assumptions about the value of the variable
needs to execute all read/write accesses as programmed
prevents compiler optimizations

Accessing Control Registers in C

Key considerations:

- Compiler optimization may remove statements that appear to have no effect
- Register accesses have side effects that the compiler doesn't understand
- Use volatile qualifier to prevent compiler optimization

Using volatile for register access

```
1 // Without volatile, compiler might remove these statements
2 uint32_t ui;
3 void ex_func(void) {
4     ui = 0xAAAAAAA; // Appears to have no effect
5     ui = 0xBBBBBBBB; // Appears to have no effect
6     while (ui == 0) {
7         ...
8     }
9 }

10 // With volatile, all accesses are preserved
11 volatile uint32_t ui;
12 void ex_func(void) {
13     ui = 0xAAAAAAA; // Will be executed
14     ui = 0xBBBBBBBB; // Will be executed
15     while (ui == 0) {
16         ...
17     }
18 }
```

Accessing Registers Through Pointers

Step 1: Create pointer to register –

Define a pointer to a volatile memory-mapped register.

Step 2: Assign address –

Cast the register's physical address to a pointer type.

Step 3: Access register –

Use pointer dereference to read or write.

```
1 // Create a pointer to volatile uint32_t
2 volatile uint32_t *p_reg;
3
4 // Set LEDs
5 p_reg = (volatile uint32_t *) (0x60000100);
6 *p_reg = 0xAA55AA55; // Write pattern to LEDs
7
8 // Wait for DIP switches to be non-zero
9 p_reg = (volatile uint32_t *) (0x60000200);
10 while (*p_reg == 0) {
11     ...
12 } // Wait until any switch is pressed
```


Access through Pointers e.g. writing to and reading from CT Board I/O

```
// a pointer called p_reg pointing to
// a volatile uint32_t
volatile uint32_t *p_reg;

cast 'unsigned integer' to
'pointer to volatile uint32_t'

// set LEDs
p_reg = (volatile uint32_t *) (0x60000100);
*p_reg = 0xAA55AA55;
write 0xAA55'AA55 to LEDs

// wait for dip_switches to be non-zero
p_reg = (volatile uint32_t *) (0x60000200);
while ( *p_reg == 0 ) {
}
read dip-switches
```



Using Preprocessor Macros for Register Access

Step 1: Define register macros

Create macros that encapsulate register addresses with proper casting and dereferencing.

Step 2: Use macros for access

Access registers through the defined macros.

```
1 // Define register macros
2 #define LED31_0_REG    (*((volatile uint32_t *)(0x60000100)))
3 #define BUTTON_REG     (*((volatile uint32_t *)(0x60000210)))
4
5 // Write to LED register
6 LED31_0_REG = 0xBBCCDDEE;
7
8 // Read button register
9 uint32_t aux_var = BUTTON_REG;
```

Using Preprocessor Macros → #define

```
1 #define LED31_0_REG (*((volatile uint32_t *) 0x60000100))
2
3 #define BUTTON_REG (*((volatile uint32_t *) 0x60000210))
4
5 // Write LED register to 0xBBCC'DDEE
6 LED31_0_REG = 0xBBCCDDEE;
7 // Read Button register to aux_var
8 aux_var = BUTTON_REG;
```

(*((volatile uint32_t *) 0x60000100))
→ **dereference** the pointer to the register address
→ **cast** the address to a pointer to a 32-bit register

Memory-Mapped I/O Access in C

Wichtige Infos zu Memory-Mapped Register Access in C

Register-Größen

- 8 bits → Byte (uint8_t)
- 16 bits → Halfword (uint16_t)
- 32 bits → Word (uint32_t)

Register an spezifischer Adresse zugreifen

```
1 #define MY_SIZE_REG (*((volatile uintX_t *)(0x...)))
```

Operationen

- Wert aus REG in Variable einlesen: var = MY_REG;
- REG auf bestimmten Wert setzen: MY_REG = 0x...;
- Einzelne Bits verandern: MY_REG |= 0x...; oder MY_REG &= ~0x...;
- Warten bis sich Wert ändert: while (!(MY_REG & 0x...)) {}

Wichtige Punkte

- Immer volatile verwenden für Hardware-Register
- Korrekte Datentypen (uint8_t, uint16_t, uint32_t) verwenden
- Bit-Masken für einzelne Bits verwenden

Memory-Mapped Register Access in C

Define register addresses

- Use #define for each register address
- Create pointer types for each data width (8-bit, 16-bit, 32-bit)
- Use volatile qualifier to prevent optimization

Reading from registers

- Cast the register address to a volatile pointer of appropriate width
- Dereference the pointer to read the value
- Use bit masks and shifts to extract specific bits if needed

Writing to registers

- Cast the register address to a volatile pointer of appropriate width
- Assign a value to the dereferenced pointer to write
- For bit manipulation operations:
 - Use bitwise OR (|) to set specific bits without affecting others
 - Use bitwise AND (&) with inverted mask to clear specific bits
 - Use bitwise XOR (^) to toggle specific bits

Waiting for status bits

- Create a polling loop that checks the status bit
- Use appropriate bit masks to isolate the status bit
- Use volatile to ensure the register is read on each iteration

Register-Zugriffe in C Verschiedene Aufgaben mit Control Registern:


- 8-bit Register an 0x6100'0007 lesen
- 16-bit Register an 0x6100'0008 auf 0xFFFF setzen
- Warten bis Bit 15 in 32-bit Register gesetzt ist
- Bit 16 setzen ohne andere Bits zu veraendern

```
1 // a) 8-bit Register lesen
2 #define MY_BYTE_REG (*((volatile uint8_t *) (0x61000007)))
3 uint8_t my_var;
4 my_var = MY_BYTE_REG;
5
6 // b) 16-bit Register setzen
7 #define MY_HALFWORD_REG (*((volatile uint16_t *) (0x61000008)))
8 MY_HALFWORD_REG = 0xFFFF;
9
10 // c) Warten auf Bit 15
11 #define MY_WORD_REG (*((volatile uint32_t *) (0x6100000C)))
12 while (!(MY_WORD_REG & 0x00008000)){
13 }
14
15 // d) Bit 16 setzen
16 #define MY_WORD_REG2 (*((volatile uint32_t *) (0x61000010)))
17 MY_WORD_REG2 |= 0x00010000;
```

GPIO (General Purpose I/O)

GPIO

- Microcontroller as a general purpose device
- Many functional blocks included



GPIO Overview


General Purpose Input/Output (GPIO) pins allow the microcontroller to interact with the external world.

- Pins can be configured as digital inputs or outputs
- Most pins support multiple functions (pin sharing) through internal multiplexers
- Configuration is done through memory-mapped registers
- Each GPIO port typically has 16 pins (e.g., GPIOA, GPIOB, etc.)

GPIO Structure and Registers

Structure

Alternate functions, output type and resistors



GPIO Registers Each GPIO port has several configuration registers:

- **GPIOx_MODER**: Mode register (input, output, alternate function, analog) - configures pin as input or output (direction control)
- **GPIOx_OTYPER**: Output type register (push-pull or open-drain)
- **GPIOx_OSPEEDR**: Output speed register (low, medium, high, very high) - configures speed
- **GPIOx_PUPDR**: Pull-up/pull-down register
- **GPIOx_IDR**: Input data register (read-only) - reads the pin state
- **GPIOx_ODR**: Output data register (read/write) - sets the output state
- **GPIOx_BSRR**: Bit set/reset register (atomic operations)
- **GPIOx_AFRL/H**: Alternate function registers (AF selection for pins 0-7 and 8-15)

Problem:

- Limited number of pins
- Many functions to be implemented (many functional blocks included)

Solution:

- Many (all) pins are configurable as GPIO
- Select the needed I/O pins and functions
- «pin sharing»
- Output multiplexer needs to be configured

Pin Sharing Multiple functions can share a single physical pin:

- Digital inputs/outputs (GPIO)
- Serial interfaces (UART, SPI, I2C)
- Timers/Counters
- ADC (Analog-to-Digital Conversion)
- Alternate functions

Not all functions can be used simultaneously; configuration registers define pin usage.

GPIO Register Configuration

SEP Handouts: 02_GPIO_Datenblattauszug

I/O Port Configuration

Overview I/O Port Configuration

- GP = General Purpose
- PP = Push-Pull
- PU = Pull-Up
- PD = Pull-Down
- OD = Open-Drain
- AF = Alternate Function

MODER(i) [1:0]	OTYPER(i)	OSPEEDR(i) [B:A]	PUPDR(i) [1:0]	I/O configuration
01	0	SPEED [B:A]	0 0	GP output PP
	0		0 1	GP output PP + PU
	0		1 0	GP output PP + PD
	1		1 1	Reserved
	0		0 0	GP output OD
	0		0 1	GP output OD + PU
	1		1 0	GP output OD + PD
	1		1 1	Reserved (GP output OD)
10	0	SPEED [B:A]	0 0	AF PP
	0		0 1	AF PP + PU
	0		1 0	AF PP + PD
	1		1 1	Reserved
	0		0 0	AF OD
	0		0 1	AF OD + PU
	1		1 0	AF OD + PD
	1		1 1	Reserved
00	x	OTYPER	0 0	Input Floating
	x		0 1	Input PU
	x		1 0	Input PD
	x		1 1	Reserved (input floating)
	x		0 0	Input/output Analog
	x		0 1	Reserved
	x		1 0	
	x		1 1	
11	x	PUPDR[1:0]	0 0	Reserved
	x		0 1	


Mode Register GPIOx_MODER Configuring Direction

MODER15[1:0]	MODER14[1:0]	MODER13[1:0]	MODER12[1:0]	MODER11[1:0]	MODER10[1:0]	MODER9[1:0]	MODER8[1:0]
rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8
MODER7[1:0]	MODER6[1:0]	MODER5[1:0]	MODER4[1:0]	MODER3[1:0]	MODER2[1:0]	MODER1[1:0]	MODER0[1:0]
rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8

The GPIOx_MODER register configures each pin's direction:

- 00: Input mode
- 01: General purpose output mode
- 10: Alternate function mode
- 11: Analog mode

Each pin uses 2 bits in the register, allowing for 16 pins per port.




Output Type (OTYPER) Configuring Output Type

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OT15	OT14	OT13	OT12	OT11	OT10	OT9	OT8	OT7	OT6	OT5	OT4	OT3	OT2	OT1	OT0

The GPIOx_OTYPER register configures the output driver type:

- 0: Push-pull (can actively drive high or low)
- 1: Open-drain (can drive low, relies on external pull-up for high)

**Speed Configuration (OSPEEDR)** Configuring Speed

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
OSPEEDR15 [1:0]		OSPEEDR14 [1:0]		OSPEEDR13 [1:0]		OSPEEDR12 [1:0]		OSPEEDR11 [1:0]		OSPEEDR10 [1:0]		OSPEEDR9 [1:0]		OSPEEDR8 [1:0]	
rw	rw	rw	rw	rw	rw										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OSPEEDR7[1:0]		OSPEEDR6[1:0]		OSPEEDR5[1:0]		OSPEEDR4[1:0]		OSPEEDR3[1:0]		OSPEEDR2[1:0]		OSPEEDR1 [1:0]		OSPEEDR0 [1:0]	
rw	rw	rw	rw	rw	rw										

The GPIOx_OSPEEDR register configures the output slew rate:

- 00: Low speed
- 01: Medium speed
- 10: High speed
- 11: Very high speed


careful: OSPEEDR register not shown in structure graphic!

Push-Pull vs Open-Drain Outputs**Push-Pull:**


- Can actively drive output high (to VDD) or low (to GND)
- Faster switching times, can source and sink current
- Default output mode for GPIO pins

Open-Drain:

- Can only actively drive output low
- Relies on external pull-up resistor to reach high state
- Multiple devices can share a line without conflicts (e.g., I2C bus)
- Used in "wired-AND" configurations

OT = '0' → push-pull

Output stage can drive output 'high' or 'low'

OT = '1' → open-drain


Output stage can only drive output 'low'

Open-Drain Output Pull down-transistor only → no pull up-transistor!


ODR.x = '1'

- R_{DS} is high
- Transistor is blocking → switch is open
- Output high impedance, floating


high impedance, floating

**ODR.x = '0'**


- R_{DS} is low
- Transistor is conducting → switch closed
- Output pulled to GND

**Open-Drain Output with Pull-Up Resistor**

- External pull-up resistor is required to pull the line high when no device is driving it low
- Transistor blocking (=switch open) → V_{out} is pulled up to level of VDD
- Transistor conducting (=switch closed) → V_{out} is pulled down to GND

**Multiple open-drain outputs on a bus line**

- No electrical conflicts possible
- Any device can pull signal low at any time

**Output Configuration Schemes**


Logical Output Value	Output Signal		
	TYPE = Open Drain	TYPE = Open Drain	TYPE = Push-Pull
0	Low	Low	Low
1	Z	High	High

Pull-up/Pull-down (PUPDR) Configuring Pull-Up/Pull-Down

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PUPDR15[1:0]	PUPDR14[1:0]	PUPDR13[1:0]	PUPDR12[1:0]	PUPDR11[1:0]	PUPDR10[1:0]	PUPDR9[1:0]	PUPDR8[1:0]								
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PUPDR7[1:0]	PUPDR6[1:0]	PUPDR5[1:0]	PUPDR4[1:0]	PUPDR3[1:0]	PUPDR2[1:0]	PUPDR1[1:0]	PUPDR0[1:0]								
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

The GPIOx_PUPDR register configures internal resistors:

- 00: No pull-up, no pull-down
- 01: Pull-up
- 10: Pull-down
- 11: Reserved




Input Configuration Schemes

Input Signal	Logical Input		
	No Pull (Floating)	Pull Down	Pull Up
In			
high	1	1	1
floating (Z)	?	0	1
low	0	0	0

Input Data Register (IDR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
IDR15	IDR14	IDR13	IDR12	IDR11	IDR10	IDR9	IDR8	IDR7	IDR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r


The GPIOx_IDR is a read-only register containing the input value of the corresponding I/O port.



Output Data Register (ODR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
ODR15	ODR14	ODR13	ODR12	ODR11	ODR10	ODR9	ODR8	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

The GPIOx_ODR can be read and written to set the output state of GPIO pins.



Bit Set/Reset Register (BSRR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BS15	BS14	BS13	BS12	BS11	BS10	BS9	BS8	BS7	BS6	BS5	BS4	BS3	BS2	BS1	BS0
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w

The GPIOx_BSRR allows atomic bit operations:

- Bits [15:0]: Set corresponding ODR bit by writing '1' ('0' no change)
- Bits [31:16]: Reset corresponding ODR bit by writing '1' ('0' no change)

This ensures atomic access without read-modify-write operations → no interruption possible

GPIO Configuration STM32F4

Register Access

Register Address = Base address + Offset

- Offset is given for each register in reference Manual
- Base address is defined in memory map (reference manual)

Data Operations

- Input: Read register **GPIOx_IDR** (Input Data Register)
- Output: Write register **GPIOx_ODR** (Output Data Register) or **GPIOx_BSRR** (Bit Set Reset Register)

Hardware Abstraction Layer (HAL)

HAL for GPIO

The Hardware Abstraction Layer provides a structured way to access GPIO registers:

- Based on structs that map to hardware registers
- Typedef for register structure (e.g., `reg_gpio_t`)
- Pointers to each GPIO port (e.g., `GPIOA`, `GPIOB`)
- Base addresses defined in header file
- Helper macros for bit manipulation

This approach makes code more readable and maintainable than direct register address manipulation.

```
#define ADDR (*((volatile uintXX_t *)(0x40020000)))
#define GPIOA_MODER (*((volatile uint32_t *) (0x40020000)))
```

Accessing a register:

- each GPIO port has the same 10 registers
- there are 11 GPIO ports → `GPIOA` to `GPIOI`

Using HAL for GPIO

```
1 // Using HAL style access
2 #include "reg_stm32f4xx.h" // Contains structure definitions
3
4 // Configure PA3 as output
5 GPIOA->MODER &= ~(3 << 6); // Clear bits 6-7
6 GPIOA->MODER |= (1 << 6); // Set bit 6 (output mode)
7
8 // Instead of direct register access:
9 // volatile uint32_t *reg = (volatile uint32_t *) (0x40020000);
10 // *reg &= ~(3 << 6);
11 // *reg |= (1 << 6);
```

Hardware Abstraction Layer (HAL)

reg_stm32f4xx.h

Base addresses

Offset

Typedef for reg_gpio_t

```
/*
 * \struct reg_gpio_t
 * \brief Representation of GPIO register.
 *
 * Described in reference manual p.265ff.
 */
typedef struct {
    volatile uint32_t MODER; /* Port mode register. */
    volatile uint32_t OTYPER; /* Output type register. */
    volatile uint32_t OSPEEDR; /* Output speed register. */
    volatile uint32_t PUPDR; /* Port pull-up/pull-down register. */
    volatile uint32_t IDR; /* Input data register. */
    volatile uint32_t ODR; /* Output data register. */
    volatile uint32_t BSRR; /* Bit set/reset register. */
    volatile uint32_t LCKR; /* Port lock register. */
    volatile uint32_t AFRL; /* AF low register pin 0..7. */
    volatile uint32_t AFRH; /* AF high register pin 8..15. */
} reg_gpio_t;
```

register names as
in reference manual

Pointers to struct of type reg_gpio_t

```
#define GPIOA ((reg_gpio_t *) 0x40020000)
#define GPIOB ((reg_gpio_t *) 0x40020400)
#define GPIOC ((reg_gpio_t *) 0x40020800)
#define GPIOD ((reg_gpio_t *) 0x40020c00)
#define GPIOE ((reg_gpio_t *) 0x40021000)
#define GPIOF ((reg_gpio_t *) 0x40021400)
#define GPIOG ((reg_gpio_t *) 0x40021800)
#define GPIOH ((reg_gpio_t *) 0x40021c00)
#define GPIOI ((reg_gpio_t *) 0x40022000)
#define GPIOJ ((reg_gpio_t *) 0x40022400)
#define GPIOK ((reg_gpio_t *) 0x40022800)
```

base addresses

```
GPIOA->MODER = 0x55555555; // all output
```

size of registers

Configuring GPIO Pins

Identify GPIO port and pin

- Find the port letter (A-K) and pin number (0-15) from documentation
- Look up the corresponding pin number on the microcontroller package

Calculate register addresses

- Find the base address for the GPIO port in the memory map
- Calculate register addresses by adding offsets to the base address
- For STM32F4: Base addresses are at `0x4002 0000 + (0x400 * port_index)`
 - `GPIOA`: `0x4002 0000`
 - `GPIOB`: `0x4002 0400`
 - `GPIOC`: `0x4002 0800`
 - And so on...

Enable clock for GPIO port

- Use `RCC_AHB1ENR` register to enable clock for the GPIO port
- Set the corresponding bit for the port

Configure specific pin properties

- Use `GPIOx_MODER` to set pin mode/direction (input, output, alternate function, analog)
- Use `GPIOx_OTYPER` to set output type (push-pull or open-drain)
- Use `GPIOx_OSPEEDR` to set output speed (low, medium, high, very high)
- Use `GPIOx_PUPDR` to configure pull-up/pull-down resistors

Set initial state (for outputs)

For output pins, set the initial state in `ODR` or using `BSRR`.

GPIO Configuration Exercise Configure pin PA3 as an output with open-drain configuration, low speed, and pull-up enabled. Then set the pin to low state.

First, identify the registers and their addresses:

- `GPIOA` base address: `0x4002 0000`
- `GPIOA_MODER`: `0x4002 0000` (offset `0x00`)
- `GPIOA_OTYPER`: `0x4002 0004` (offset `0x04`)
- `GPIOA_OSPEEDR`: `0x4002 0008` (offset `0x08`)
- `GPIOA_PUPDR`: `0x4002 000C` (offset `0x0C`)

Then, calculate the bit fields for pin 3:

- `MODER3[1:0] = 01` (output mode) at bits 7:6
- `OTYPER3 = 1` (open-drain) at bit 3
- `OSPEEDR3[1:0] = 00` (low speed) at bits 7:6
- `PUPDR3[1:0] = 01` (pull-up) at bits 7:6

```
1 // Enable GPIOA clock
2 RCC->AHB1ENR |= (1 << 0); // Bit 0 for GPIOA
3 // Configure PA3 as output (bits 6-7 = 01)
4 GPIOA->MODER &= ~(3 << 6); // Clear bits 6-7
5 GPIOA->MODER |= (1 << 6); // Set bit 6 (output mode)
6 // Configure as open-drain (bit 3 = 1)
7 GPIOA->OTYPER |= (1 << 3);
8 // Configure as low speed (bits 6-7 = 00)
9 GPIOA->OSPEEDR &= ~(3 << 6); // Clear bits 6-7 (low speed)
10 // Configure with pull-up (bits 6-7 = 01)
11 GPIOA->PUPDR &= ~(3 << 6); // Clear bits 6-7
12 GPIOA->PUPDR |= (1 << 6); // Set bit 6 (pull-up)
13 // Set pin to low state using BSRR
14 GPIOA->BSRR = (1 << (3 + 16)); // Set bit 19 (reset PA3)
15 // or using ODR
16 GPIOA->ODR &= ~(1 << 3); // Set PA3 low
```

Reading and Writing GPIO

Reading Input Pins

Read the current state of GPIO pins using the IDR register.

Writing Output Pins - Using ODR

Set or clear output pins by modifying the ODR register.

Writing Output Pins - Using BSRR (preferred)

Set or clear output pins atomically using the BSRR register.

```
1 // Reading input from GPIOA pin 0
2 uint32_t buttonState = (GPIOA->IDR & (1 << 0)) != 0;
3
4 // Writing output using ODR (not atomic)
5 // Set pin high
6 GPIOA->ODR |= (1 << 5);
7 // Set pin low
8 GPIOA->ODR &= ~(1 << 5);
9
10 // Writing output using BSRR (atomic)
11 // Set pin high (bits 0-15)
12 GPIOA->BSRR = (1 << 5);
13 // Set pin low (bits 16-31)
14 GPIOA->BSRR = (1 << (5 + 16));
```

GPIO LED und Button Konfiguration

STM32F429 Discovery Board:

- User Button B1: GPIO Port A, Pin 0
- User LED LD3 (grün): GPIO Port G, Pin 13
- User LED LD4 (rot): GPIO Port G, Pin 14

Konfiguriere Pin 13 als Output mit Open-Drain und Pull-up.

Register und Adressen:

- GPIOG_MODER: 0x40021800
- GPIOG_OTYPER: 0x40021804
- GPIOG_OSPEEDR: 0x40021808
- GPIOG_PUPDR: 0x4002180C

Bit-Konfiguration für Pin 13:

- MODER[27:26] = 01 (Output Mode)
- OTYPER[13] = 1 (Open-Drain)
- OSPEEDR[27:26] = 01 (Medium Speed)
- PUPDR[27:26] = 01 (Pull-up)

C-Code:

```
1 // LED ein-/ausschalten mit BSRR
2 // LED einschalten (Pin 13)
3 GPIOG->BSRR = (1 << 13);
4
5 // LED ausschalten (Pin 13)
6 GPIOG->BSRR = (1 << (16+13));
7
8 // Button lesen (Pin 0)
9 uint32_t button_state = GPIOA->IDR & 0x1;
```

Das BSRR (Bit Set/Reset Register) ermöglicht atomare Bit-Operationen. Die unteren 16 Bits (0-15) setzen die entsprechenden Pins, die oberen 16 Bits (16-31) löschen die entsprechenden Pins (Bit 16 löscht Pin 0, Bit 17 löscht Pin 1, etc.).

Using GPIO Data Registers

Reading input pins

- Use GPIOx_IDR register to read the state of input pins
- Bit n corresponds to pin n (0-15)
- Apply appropriate bit mask to extract the bit(s) of interest

Writing output pins

- Use GPIOx_ODR register to write to output pins
- Bit n corresponds to pin n (0-15)
- Writing to ODR affects all bits at once, which can lead to race conditions

Atomic bit manipulation

- Use GPIOx_BSRR register for atomic bit setting/clearing:
 - Bits 15:0: Setting corresponding ODR bits (write 1 to set)
 - Bits 31:16: Clearing corresponding ODR bits (write 1 to clear)
- Example: To set pin 5, write (1 « 5) to BSRR
- Example: To clear pin 5, write (1 « (16+5)) to BSRR

GPIO Data Operations Example

Write code to:

1. Read the state of user button B1 on port A, pin 0
2. Turn on the green LED LD3 on port G, pin 13 when B1 is pressed
3. Turn on the red LED LD4 on port G, pin 14 when B1 is not pressed

First, define the register addresses and pin mappings:

```
1 // Button B1 is on PA0
2 // Green LED LD3 is on PG13
3 // Red LED LD4 is on PG14
4
5 #include "reg_stm32f4xx.h"
6
7 void button_led_control(void) {
8     // Read button state (PA0)
9     uint32_t button_state = GPIOA->IDR & (1 << 0);
10
11    if (button_state) {
12        // Button pressed - turn on green LED (PG13) and turn off red LED (PG14)
13        // Set bit 13, clear bit 14 atomically
14        GPIOG->BSRR = (1 << 13) | (1 << (16+14));
15    } else {
16        // Button not pressed - turn on red LED (PG14) and turn off green LED (PG13)
17        // Set bit 14, clear bit 13 atomically
18        GPIOG->BSRR = (1 << 14) | (1 << (16+13));
19    }
20 }
```

Note: This assumes that the GPIO ports have been properly configured:

- PA0 (Button B1) as input with pull-up/pull-down as needed
- PG13 (LED LD3) as push-pull output
- PG14 (LED LD4) as push-pull output

Serial Data Transfer

Serial vs. Parallel Communication

Microcontrollers often use serial connections for communication:

Serial Connection: Data transmitted one bit at a time over fewer wires

- Simpler (saves PCB area)
- Reduces number of switching lines (reduced power, improved EMC)
- Requires higher-level protocol for interpretation

Parallel Bus: Data transmitted over multiple lines simultaneously

- Faster for short distances
- More complex routing
- Higher power consumption and EMC issues

Serial Connections

Wires

- **Serial Data lines:** Carry the actual data
- **Optional Control lines:** Manage communication (e.g., clock, chip select)



Overview

UART	SPI	I2C
serial ports (RS-232)	4-wire bus	2-wire bus
TX, RX opt. control signals	MOSI, MISO, SCLK, SS	SCL, SDA
point-to-point	point-to-multipoint	(multi-) point-to-multi-point
full-duplex	full-duplex	half-duplex
asynchronous	synchronous	synchronous
only higher layer addressing	slave selection through SS signal	7/10-bit slave address
parity bit possible	no error detection	no error detection
chip-to-chip, PC terminal program	chip-to-chip, on-board connections	chip-to-chip, board-to-board connections

The three interfaces provide the lowest layer of communication and require higher level protocols to provide and interpret the transferred data.

SPI - Serial Peripheral Interface

- Master/slave architecture
- Synchronous full-duplex transmissions (MOSI, MISO) with shared clock
- Selection of device through Slave Select (SS) → multiple slaves possible, !! separate SS line for each slave
- no acknowledge, no error detection
- Clock signal (SCK) for synchronization: four mode → CPOL (clock polarity), CPHA (clock phase)
- High speed (up to 50+ Mbps)

UART - Universal Asynchronous Receiver Transmitter

(Serial Interface)

- Transmitter and receiver use diverging clocks
- Asynchronous (no shared clock) → synchronization using start and stop bits → overhead
- longer connections require line drivers
→ RS-232/RS-485
- simple wiring (2-3 wires)
- Moderate speed (up to 5 Mbps)

Serial Communication Modes

- **Simplex:** Unidirectional, one-way only communication
- **Half-duplex:** Bidirectional, but only one direction at a time
- **Full-duplex:** Bidirectional, both directions simultaneously


Serial Communication Timing

Synchronous: Both nodes use the same clock

- Clock often provided by master
- Examples: SPI, I2C

Asynchronous: Each node uses an individual clock

- Start/stop bits used for synchronization
- Example: UART



Protocol Comparison and Selection

Selecting the Appropriate Serial Protocol

Consider application requirements

Distance:

- UART with RS-232 levels for longer distances
- SPI and I2C typically for on-board connections

Speed:

- SPI for highest speed requirements
- I2C for moderate speed with fewer pins
- UART for simpler, moderate speed connections

Number of devices:

- I2C for many devices on shared bus
- SPI for multiple devices but requires separate SS line for each
- UART typically for point-to-point (multiple UARTs needed for multiple devices)

Evaluate protocol overhead

- **UART:** Start, stop, and optional parity bits and requires accurate clock timing
- **SPI:** Minimal protocol overhead, no addressing or acknowledgment
- **I2C:** Start/stop conditions, addressing, and acknowledgment → higher overhead, but better error detection

Consider hardware support

- Check if target microcontroller has hardware support for chosen protocol
- Consider available pins and alternate functions
- Evaluate available software libraries and drivers
- Consider power requirements (I2C has pull-up resistors that consume power)

Select the most appropriate serial protocol for each of the following applications:

1. A system needs to connect a microcontroller to three temperature sensors. The sensors are low-cost devices that should be replaceable without redesigning the PCB. Data rate requirement is low.
2. A data acquisition system needs to transfer large amounts of data from an ADC to a microcontroller at 20 Mbps.
3. A microcontroller needs to communicate with a PC via USB port.
4. A control system needs to connect to four different devices at varying distances up to 30 meters in an electrically noisy industrial environment.

Solution:

1. I2C is most appropriate for the temperature sensors:

- Multiple devices (three sensors) can be connected to the same two wires
- Each sensor has a unique address, making them individually addressable
- Low data rate requirement is well within I2C capabilities
- Sensors can be replaced without changing connections (as long as addresses are configured properly)
- Reduced pin count (only SCL and SDA) simplifies PCB design

2. SPI is most appropriate for the high-speed ADC:

- 20 Mbps data rate exceeds practical I2C speeds and most UART configurations
- SPI can easily handle 20+ Mbps with direct hardware support
- SPI's full-duplex capability allows simultaneous control and data transfer
- Minimal protocol overhead maximizes throughput for large data amounts
- Hardware-based chip select ensures proper timing for ADC operations

3. UART is most appropriate for PC communication:

- UART is the typical protocol used with USB-to-serial converter chips
- Simple point-to-point connection is sufficient for PC communication
- Standard baudrates (9600, 115200, etc.) are well-supported by PC software
- No need for extra clock signals simplifies interfacing with USB adapters
- Asynchronous nature accommodates timing differences between systems

4. RS-485 (based on UART) is most appropriate for the industrial control system:

- RS-485 extends UART to longer distances (up to 1200m)
- Differential signaling provides excellent noise immunity in industrial environments
- Multi-drop capability allows connection to four devices on a single bus
- Higher voltage levels offer better signal integrity over 30m distances
- Various data rates possible depending on cable length (up to 10 Mbps at shorter distances)
- Industry standard protocol with wide hardware support

SPI - Serial Peripheral Interface

SPI SPI is a synchronous serial bus primarily for on-board connections:

- Used for short-distance communication
- Connects microcontroller to external devices (sensors, displays, flash memory, etc.)

SPI Properties


- No defined addressing scheme (uses SS lines instead) → KISS (Keep It Simple Stupid)
- No built-in acknowledgment or error detection (implemented in higher-level protocols)
- Originally for single-byte transfers
 - SS deactivated after each byte
 - Today also used for streams
- Flexible data rate (clock signal is transmitted with data)
- No flow control (master controls timing, slave cannot influence)
- Susceptible to noise (spikes on clock signal)

SPI Signals

- SCLK** (Serial Clock): Generated by master
- MOSI** (Master Out Slave In)
- MISO** (Master In Slave Out)
- SS/CS** (Slave Select/Chip Select)

SPI Implementation Using Shift Registers


- Both master and slave contain 8-bit shift registers
- Bits are shifted out on one clock edge (toggling edge)
- Bits are sampled on the other clock edge (sampling edge)
- 8 clock cycles exchange 8 bits in each direction simultaneously
- After 8 clock cycles, data has been exchanged in both directions
- Status flags (TXE, RXNE) indicate buffer status



'LSB first' vs. 'MSB first' is configurable in most microcontrollers.
Slaves are often hard-wired.

SPI Master-Slave Architecture

- Master generates common clock signal (SCLK) for all slaves
- Slaves: Selectable by Slave Select (SS) signal
 - Individual Select SS_1, SS_2, SS_3
 - $SS_x = 1 \rightarrow$ slave output $MISO_x$ is tri-state
- MOSI line connects to inputs of all slaves
- MISO lines from all slaves are connected to a single master input
- Inactive slaves (SS = '1') put their MISO line in tri-state (high impedance)
- Only one selected slave drives its MISO line at a time




SPI Modes and Timing

SPI Timing

Timing

- Toggle output on one clock edge
- Sample on other clock edge



Clock Polarity and Phase

CPOL (Clock Polarity): Idle state of clock

- CPOL = 0: Clock idles at low level
- CPOL = 1: Clock idles at high level

SPI has four different modes based on two parameters:

CPHA (Clock Phase): Which edge is used for data sampling

- CPHA = 0: Data sampled on first clock edge
- CPHA = 1: Data sampled on second clock edge

Four SPI Modes

Mode 0: CPOL = 0, CPHA = 0

- Clock idles low
- Data sampled on rising edge, changed on falling edge

Mode 1: CPOL = 0, CPHA = 1


- Clock idles low
- Data sampled on falling edge, changed on rising edge

Mode 2: CPOL = 1, CPHA = 0

- Clock idles high
- Data sampled on falling edge, changed on rising edge

Mode 3: CPOL = 1, CPHA = 1

- Clock idles high
- Data sampled on rising edge, changed on falling edge



Status Bits with Interrupt


TXE	Tx Buffer Empty
RXNE	Rx Buffer Not Empty

SPI Timing-Diagramm zeichnen

SPI-Modi (CPOL/CPHA)

- Mode 0: CPOL=0, CPHA=0 (Idle=Low, Sample=Rising)
- Mode 1: CPOL=0, CPHA=1 (Idle=Low, Sample=Falling)
- Mode 2: CPOL=1, CPHA=0 (Idle=High, Sample=Falling)
- Mode 3: CPOL=1, CPHA=1 (Idle=High, Sample=Rising)

Timing zeichnen



Calculate timing parameters


- Bit cell time = 1/clock_frequency
- Frame time = (number_of_bits)/clock_frequency
- Example: 8 bits at 100 kHz = 80 µs per frame

SPI Mode 3 Timing

SPI Interface mit 8 Bit Daten:

- MOSI: 0xA7 (10100111b)
- MISO: 0x37 (00110111b)
- SCLK: 100kHz
- Mode 3: CPOL=1, CPHA=1
- MSB first
- SCLK: 100kHz

Timing-Diagramm:



Timing-Charakteristika:

- SCLK Idle = High (CPOL=1)
- Daten wechseln auf steigende Flanke (CPHA=1)
- Sampling auf fallende Flanke
- Bit-Zeit = 1/100kHz = 0.01 ms = 10 µs

Bei SPI ist die Uebertragung immer full-duplex - Master und Slave senden gleichzeitig. Auch wenn nur in eine Richtung Daten benoetigt werden, findet auf der anderen Leitung eine "DummyUebertragung statt.

Signale


- SS (Slave Select): aktiv-low, Slave-Auswahl
- SCLK: Clock vom Master
- MOSI: Master Out Slave In
- MISO: Master In Slave Out

SPI Implementation

STM32 SPI Architecture

- The STM32F4 SPI peripheral includes:
- Configuration registers (SPI_CR1, SPI_CR2)
 - Status register (SPI_SR)
 - Data register (SPI_DR) for transmit and receive
 - Status flags for synchronization (TXE, RXNE, BSY)
 - Support for different communication modes
 - DMA capability for high-speed transfers

Implementation




When shall software access the shift register?

- TXE TX Buffer Empty


Software can write next TX Byte to register SPI_DR

- RXNE RX Buffer Not Empty

A byte has been received. Software can read it from SPI_DR



Simultaneously Handling Data Transmission and Reception Full Duplex: Check TXE (Transmit Buffer Empty) and RXNE (Receive Buffer Not Empty) flags to manage data flow.




Synchronizing Hardware and Software

- TXE (TX Buffer Empty) → Software can write next TX Byte to SPI_DR
- RXNE (RX Buffer Not Empty) → a byte has been received. Software can read it from SPI_DR
- BSY (Busy) → Transmission in progress


Transmitting in Software

- Example: SW wants to transmit bytes 0xF1, 0xF2, 0xF3



Receiving in Software

- Example: SW receives bytes 0xA1, 0xA2, 0xA3




STM32 SPI Configuration and Usage

STM32 SPI Registers

Total of 6 SPI blocks

- Set of registers for each of them



```

#define SPI1 ((reg_spi_t *)0x40013000)
#define SPI2 ((reg_spi_t *)0x40003800)
#define SPI3 ((reg_spi_t *)0x40003c00)
#define SPI4 ((reg_spi_t *)0x40013400)
#define SPI5 ((reg_spi_t *)0x40015000)
#define SPI6 ((reg_spi_t *)0x40015400)

```

SPI Register Bits

SPI CR1

BIDIMODE Bidirectional data mode enable
BIDIODE Output enable in bidir mode
CRCEN Hardware CRC calculation enable
CRCNEXT CRC transfer next
DFF Data frame format (8-bit vs. 16-bit)
RXONLY Receive only
SSM Software slave management
SSI Internal slave select
LSBFIRST Frame format (bit order)
SPE SPI enable
BR[2:0] Baud rate control
MSTR Master selection (master vs. slave)
CPOL Clock polarity
CPHA Clock phase

SPI control register 1

TXEIE Tx buffer empty interrupt enable
RXNEIE RX buffer not empty interrupt enable
ERRIE Error interrupt enable
FRF Frame format (Motorola vs. TI mode)
SSOE SS output enable
TXDMAEN Txbuffer DMA enable

SPI control register 2

FRE Frame format error
BSY Busy flag (Txbuffer not empty)
OVR Overrun flag
MODF Mode fault
CRCERR CRC error flag
UDR Underrun flag
CHSIDE Channel side (not used for SPI)
TXE Transmit buffer empty
RXNE Receive buffer not empty

SPI SR

SPI status register

DR[15:0] Data register

STM32 SPI Register Configuration

```
1 // SPI configuration example
2 // Configure SPI1 in master mode, CPOL=1, CPHA=1, 8-bit data
3
4 // Enable SPI1 clock
5 RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
6
7 // Configure SPI1
8 SPI1->CR1 = (1 << 0) // CPHA=1
9     | (1 << 1) // CPOL=1
10    | (1 << 2) // Master mode
11    | (3 << 3) // BR[2:0]=011: fPCLK/16 (prescaler)
12    | (0 << 7) // MSB first (LSBFIRST=0)
13    | (1 << 8) // SSI=1 (needed for software SS)
14    | (1 << 9); // SSM=1 (software slave management)
15
16 // Enable SPI
17 SPI1->CR1 |= (1 << 6); // SPE=1 (SPI enable)
```

Transmitting Data with SPI

Step 1: Prepare SPI

Configure and enable the SPI peripheral.

Step 2: Check TXE flag

Wait until the transmit buffer is empty.

Step 3: Write data

Write data to the data register.

Step 4: Wait for completion

Wait until transmission is complete by checking BSY flag.

```
1 // Transmit a byte over SPI
2 uint8_t transmit_byte(uint8_t data) {
3     // Step 1: SPI should already be configured
4
5     // Step 2: Wait until TXE=1 (transmit buffer empty)
6     while (!(SPI1->SR & (1 << 1))) { }
7
8     // Step 3: Write data to transmit
9     SPI1->DR = data;
10
11    // Step 4: Wait for reception (needed to get received data)
12    while (!(SPI1->SR & (1 << 0))) { }
13
14    // Return received data (read DR clears RXNE flag)
15    return SPI1->DR;
16}
```

Handling Full-Duplex SPI Communication


1. Enable SPI with SPE bit: Ensure SPI is properly configured and enabled.
2. Write first byte to transmit: Write the first byte to the data register (DR) to start transmission/reception.
3. Process data in a loop: Check TXE (Transmit Buffer Empty) and RXNE (Receive Buffer Not Empty) flags to handle both transmission and reception.
4. Wait for completion: Wait for BSY (Busy) flag to be cleared, indicating that all transfers are complete.

```
1 void spi_transfer(uint8_t *tx_data, uint8_t *rx_data, uint16_t length) {
2     // Enable SPI
3     SPI1->CR1 |= (1 << 6); // SPE=1
4     if (length > 0) { // Write first TX byte to start transmission
5         SPI1->DR = tx_data[0];
6     }
7     uint16_t tx_count = 1;
8     uint16_t rx_count = 0;
9     while (rx_count < length) { // Process data
10        // Check if we can transmit more data
11        if ((tx_count < length) && (SPI1->SR & (1 << 1))) { // TXE=1
12            SPI1->DR = tx_data[tx_count++];
13        }
14        // Check if we received data
15        if (SPI1->SR & (1 << 0)) { // RXNE=1
16            rx_data[rx_count++] = SPI1->DR;
17        }
18    }
19    while (SPI1->SR & (1 << 7)) { } // Wait until BSY=0 (SPI not busy)
20}
```

SPI Flash Devices

Save Board Area Example: Micron M25PE40 Serial Flash Memory

- 4 Mbit NOR Flash
- 6 x 5 mm package size
- SCLK: up to 75 MHz



Signal Name	Function	Direction
C	Serial clock	Input
DQ0	Serial data	Input
DQ1	Serial data	Output
TSL#/W#	Chip select	Input
S#	Write Protect	Input
VSS	Reset	Input
VCC	Supply voltage	-
VSS	Ground	-

UART and I2C

UART - Universal Asynchronous Receiver Transmitter

UART

is an asynchronous serial communication interface:

Asynchronous data transfer

- Mismatch of clock frequencies in TX and RX → no shared clock between transmitter and receiver
- Overhead for synchronization → extra Bits
- Effort for synchronization → extra Hardware

Full-duplex communication

- Point-to-point communication (one transmitter, one receiver)
- Full-duplex (simultaneous bidirectional communication)
- Start and stop bits used for synchronization
- Typically 2-wire interface (TX and RX) for data
- Optional control signals (RTS/CTS, etc.) for flow control

Advantages

- Clock does not have to be transmitted
- transmission delays automatically compensated
- no need for a common clock signal

Disadvantages

- Synchronization at start of each data item
- Limited to point-to-point communication
- Slower than synchronous protocols (e.g., SPI)
- More complex error handling due to asynchronous nature

UART Synchronization

- Receiver **detects start bit** (falling edge from idle to '0')
- Receiver **samples** middle of each bit based on configured baud rate
- Both devices must use the same **configuration**:
 - Baud rate (e.g., 9600, 115200 bits/s)
 - Number of data bits (5-8)
 - Parity (none, odd, even, mark, space)
 - Number of stop bits (1, 1.5, 2)

UART Timing and Calculations

UART Calculations

$$\text{Bit Time (seconds)}: T_{bit} = \frac{1}{\text{Baud Rate}}$$

Frame Time (seconds)

$$T_{frame} = T_{bit} \times \text{Total Bits per Frame (TBF)}$$

$$\text{TBF} = 1 (\text{start}) + \text{Data Bits} + \text{Parity Bits} + \text{Stop Bits}$$

Maximum Data Rate (bytes/second):


$$\text{Data Rate} = \frac{\text{Baud Rate}}{\text{Total Bits per Byte (TBB)}}$$

$$\text{TBB} = 1 (\text{start}) + \text{Data Bits} + \text{Parity Bits} + \text{Stop Bits}$$

UART Transmission

Connecting shift registers with diverging clock sources:

- same target frequency
- different tolerances and divider ratios
- requires **synchronization** at start of each data item receiver
→ each data item (5-8 bits) req. synchron.



On-Board Connections

- Signal Levels: 3V or 5V with reference to ground
- Off-Board connections req. strong output drivers

UART Signals

Basic UART connections require:

TX (Transmit): Data output (transmitter to receiver)

RX (Receive): Data input (transmitter to receiver)

GND (Ground): Common reference level

Extended UART (with hardware flow control):

- RTS** (Request to Send): Output indicating readiness to send
- CTS** (Clear to Send): Input indicating partner is ready to receive

UART Frame Structure

- Idle state**: Line is high ('1') when no transmission occurs
- Start bit**: Always '0', signals beginning of frame
- Data bits**: 5 to 9 bits (typically 8), LSB first
- Parity bit** (optional): For error detection
- Stop bit(s)**: 1, 1.5, or 2 bits, always '1'

Analyzing UART Transmission

Identify frame/bit structure

- Start bit: Always '0' (falling edge)
- Data bits: LSB first, 5-8 bits
- Parity bit: Optional, can be even, odd, mark ('1'), or space ('0')
- Stop bit(s): Always '1' (can be 1, 1.5, or 2 bits)
- Idle state: Line remains high ('1') → no transmission


Receiver synchronizes anew at each start bit.

Calculations

- See formulas **UART Calculations** and **Clock Tolerance in UART**
- Clock Tolerance/Taktabweichung: max. deviation = 0.5T (Bit-Zeit) at last data bit (sync. only at start bit)

Timing diagram

UART Timing



UART Übertragung 'AC' UART mit 19200 Bit/s, 7 Daten-Bits, 1 Stop-Bit (kein Parity)
ASCII('A') = 0x41 = 100 0001b, ASCII('C') = 0x43 = 100 0011b

Calculations:

- Bit-Zeit: $T = 1/19200 \text{ s} = 52.1 \mu\text{s}$
- Total Bits per Frame (TBF) = 1S (start) + 7D (data) + 1E (stop) = 9 Bits → for each frame/character
- Frame Time: $T_{frame} = TBF \times T = 9 \text{ Bits} \times 52.1 \mu\text{s} = 469.0 \mu\text{s} \rightarrow$ for each frame/character
- Total Transmission Time: $2 \times T_{frame} = 938.0 \mu\text{s}$

Between frames, the line is idle (I) - high.


Timing Diagram:

Frame for 'A' (0x41 = 100 0001b):

- Start bit (S): 0
- Data bits (D), LSB first: 1, 0, 0, 0, 0, 0, 1
- Stop bit (E): 1

Frame for 'C' (0x43 = 100 0011b):

- Start bit (S): 0
- Data bits (D), LSB first: 1, 1, 0, 0, 0, 0, 1
- Stop bit (E): 1



LSB first

Legende:


- I = Idle-Bit, S = Start-Bit, D = Daten-Bit, E = Stop-Bit
- LSB first: Daten-Bits werden von rechts nach links übertragen

Taktabweichung (Clock Deviation):

- Fallende Flanke Start-Bit bis Mitte D6 = 7.5 Bits
- Max. Abweichung für D6: 0.5 Bits
- Taktabweichung: $100\% \times 0.5 / 7.5 = 6.67\%$
- Bei 19200 Bit/s: $19200 \times 6.67\% = 1280 \text{ Bit/s}$
⇒ Empfänger-Takt (Receiver Clock) zwischen 17920 Bit/s und 20480 Bit/s

UART Implementation

Implementation of UART with Shift Registers



STM32F4 UART/USART Peripherals

- Full-duplex communication (USART)
- Programmable baud rate
- Interrupt generation on events (TX empty, RX not empty, etc.)
- Configurable data bits, stop bits, and parity
- DMA support for efficient data transfer
- Hardware flow control (CTS/RTS) on USARTs
- Synchronous mode available on USARTs

STM32F4 UART Configuration


Configure UART2 for 115200 baud, 8-N-1

```

1 // 1. Enable UART2 and GPIO clock
2 RCC->APB1ENR |= RCC_APB1ENR_USART2EN; // Enable UART2 clock
3 RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN; // Enable GPIOA clock
4 // 2. Configure GPIO pins for UART (PA2 = TX, PA3 = RX)
5 // Set alternate function mode (0x10)
6 GPIOA->MODER &= ~(0x3 << (2*2) | 0x3 << (2*3));
7 GPIOA->MODER |= (0x2 << (2*2) | 0x2 << (2*3));
8 // Set to AF7 (UART2)
9 GPIOA->AFR[0] &= ~(0xF << (4*2) | 0xF << (4*3));
10 GPIOA->AFR[0] |= (0x7 << (4*2) | 0x7 << (4*3));
11 // 3. Configure UART
12 // Reset UART configuration
13 USART2->CR1 = 0;
14 USART2->CR2 = 0;
15 USART2->CR3 = 0;
16 // Set baud rate (assuming 84MHz APB1 clock)
17 // BRR = f_CK / baud rate = 84,000,000 / 115,200 = 729.16
18 USART2->BRR = 729;
19 // Enable UART, TX, and RX
20 USART2->CR1 = USART_CR1_UE | USART_CR1_TE | USART_CR1_RE;

```

USART Registers



Base addresses
of 8 U(S)ART blocks

```

#define USART1 ((reg_usart_t*)0x40011000)
#define USART2 ((reg_usart_t*)0x40004400)
#define USART3 ((reg_usart_t*)0x40004800)
#define USART4 ((reg_usart_t*)0x40004c00)
#define USART5 ((reg_usart_t*)0x40005000)
#define USART6 ((reg_usart_t*)0x40011400)
#define USART7 ((reg_usart_t*)0x40007800)
#define USART8 ((reg_usart_t*)0x40007c00)

```

Use of DR and TXE / RXNE is analogous to SPI

UART Data Transmission and Reception


Transmitting Data Write data to the data register after checking the TXE flag.

Receiving Data Read from the data register after checking the RXNE flag.

```

1 // Send a character
2 void UART_SendChar(USART_TypeDef *uart, char c) {
3     // Wait until TXE flag is set (transmit buffer empty)
4     while (!(uart->SR & USART_SR_TXE)) {}
5     // Write the character to the data register
6     uart->DR = c;
7 }
8 // Send a string
9 void UART_SendString(USART_TypeDef *uart, const char *str) {
10    while (*str) {
11        UART_SendChar(uart, *str++);
12    }
13 }
14 // Receive a character (blocking)
15 char UART_ReceiveChar(USART_TypeDef *uart) {
16     // Wait until RXNE flag is set (data received)
17     while (!(uart->SR & USART_SR_RXNE)) {}
18     // Return received data
19     return uart->DR;
20 }

```



TCIF – Transmission complete interrupt (flag)
TXEIF – Transmit data register empty interrupt (flag)

TX
To/from GPIO pins


RX
RX

RXNEIF – Received data register not empty interrupt (flag)

Electrical Characteristics of UART


RS232 - Interconnecting Equipment by Cable

- Simple, bidirectional point-to-point interface based on UART
- Optional control signals, e.g. CTS - Clear To Send
- Ground → common reference level for all signals (single ended)
- Driver circuit allows transmissions up to ~ 10 m
- Logic '1' -3V to -15V and Logic '0' 3 V to 15 V




RS232 - Interconnecting Equipment by Cable RS-485 - Differential Transmission Based on UART

- Differential signals
- Less susceptible to disturbances → longer distances, 100+ Meters
- Transmit and receive share the same lines
- Industrial automation: lowest layer of Profibus



RS-485 - Differential Transmission


- Transmitter transforms single-ended signal into differential signal
- Capacitive coupled noise affects both lines
- Receiver forms the difference of the two signals
- Noise on the two lines cancels itself to a large extent



I2C - Inter-Integrated Circuit

I2C synchronous, half-duplex, multi-master bus:


- 2-wire interface (SCL=Clock and SDA=Data)
- Multi-master, multi-slave capability
- Unique 7-bit or 10-bit address for each device
- Synchronous (master provides clock)



Driving Data on SDA

Data driven onto SDA by master or addressed slave:

- depending on transaction (read/write) and point in time
- Change of data only allowed when SCL is low
- Allows detection of START and STOP conditions




I2C requires just two bidirectional lines (both open-drain) with external pull-up resistors:

- **SCL** (Serial Clock Line): Clock signal generated by master
- **SDA** (Serial Data Line): Bidirectional data line

I2C Data Transfer Data transfer sequence: (8-bit oriented transfers, MSB first, receiver acknowledges each byte)

- Master initiates transfer with START condition
- Master sends 7-bit slave address + R/W bit (0 = write, 1 = read)
- Addressed slave acknowledges (ACK) by pulling SDA low
- Data bytes transferred (8 bits followed by ACK/NACK)
- Master terminates transfer with STOP condition (determines number of transfers)

Bit 9: Receiver acknowledges by pulling SDA low during 9th clock cycle (ACK) or remains high (NACK).





Bit numbering starts with 1; not with 0

'ACK' is active low

source: NXP

I2C Accesses



I2C Acknowledge and Not-Acknowledge

After each byte transfer:

- **ACK** (Acknowledge): Receiver pulls SDA low during 9th clock cycle
- **NACK** (Not-Acknowledge): SDA remains high during 9th clock cycle

NACK can indicate:

- No receiver with the transmitted address
- Receiver unable to receive or transmit
- Receiver doesn't understand the data/command
- Receiver cannot receive more data
- Master-receiver signals end of transfer to slave-transmitter

I2C Write Operation

Master wants to write data 0x9C to slave with address 0x66

1. Master generates START condition
2. Master sends slave address (0x66) with R/W = 0 (write): 0xCC
3. Slave acknowledges (ACK)
4. Master sends data byte 0x9C
5. Slave acknowledges (ACK)
6. Master generates STOP condition

I2C bus:

START - 0xCC - ACK - 0x9C - ACK - STOP

I2C Read Operation

Master wants to read data from slave with address 0x66

1. Master generates START condition
2. Master sends slave address (0x66) with R/W = 1 (read): 0xCD
3. Slave acknowledges (ACK)
4. Slave sends data byte (e.g., 0x9C)
5. Master sends NACK to indicate end of transfer
6. Master generates STOP condition


I2C bus:

START - 0xCD - ACK - 0x9C - NACK - STOP

I2C Timing and Protocol

I2C Timing MSB first!

Addressing Slaves



1) 10-bit address scheme available as option

source: NXP

ACK = 0 → Übertragung erfolgreich

ACK = 1 → Übertragung nicht erfolgreich

Analyzing I2C Communication

Identify I2C protocol elements

- Start condition: SDA falls while SCL is high
- Stop condition: SDA rises while SCL is high
- Data bit transfer: SDA stable while SCL is high
- Acknowledge (ACK): Receiver pulls SDA low during 9th clock cycle
- Not-acknowledge (NACK): SDA remains high during 9th clock cycle

Parse I2C frames


- First byte after start: 7-bit address + R/W bit
 - R/W = 0: Write operation
 - R/W = 1: Read operation
- Check for ACK/NACK after each byte
- Data bytes follow (8 bits each)
- Master or slave can end transmission with STOP condition

Interpret timing diagram

- Examine SCL and SDA lines
- Identify start and stop conditions
- Group bits into bytes (8 bits + ACK/NACK)
- Determine if each byte is address or data
- Note the direction of data transfer

I2C Communication Analysis

Analyze the following I2C timing diagram and describe the transaction: (ACK is active low)



The I2C transaction consists of:

1. Start condition (SDA falls while SCL is high)
2. First byte: 11001101 (data transmitted MSB first)
 - This is the address byte: 1100110 (0x66) with R/W bit = 1 (read operation)
 - Followed by an ACK (SDA pulled low during 9th clock cycle)
3. Second byte: 00111001 (data received from slave)
 - This is data: 0x39 or 0x9C (depending on bit order interpretation)
 - Followed by a NACK (SDA remains high during 9th clock cycle)
 - NACK indicates that the master does not want to receive more data
4. Stop condition (SDA rises while SCL is high)

The complete transaction is:

- Master initiates communication with device at address 0x66
- Master requests to read from the device (R/W=1)
- Device acknowledges (ACK)
- Device sends one data byte (0x39 or 0x9C)
- Master signals end of transfer with NACK
- Master terminates communication

STM32F4 I2C Peripherals

The STM32F4 includes I2C modules with features:

- Compatible with I2C standard protocol
- Multiple speed modes (standard, fast)
- 7-bit and 10-bit addressing
- Multi-master capability
- Programmable clock stretching
- Programmable NOSTRETCH capability
- DMA support for efficient data transfer
- SMBus support


STM32F4 I2C Configuration

```

1 // Configure I2C1 for 100kHz standard mode
2 // 1. Enable I2C1 and GPIO clock
3 RCC->APB1ENR |= RCC_APB1ENR_I2C1EN; // Enable I2C1 clock
4 RCC->AHB1ENR |= RCC_AHB1ENR_GPIOB; // Enable GPIOB clock
5
6 // 2. Configure GPIO pins for I2C (PB6 = SCL, PB7 = SDA)
7 // Set alternate function mode (0x10)
8 GPIOB->MODER &= ~(0x3 << (2*6) | 0x3 << (2*7));
9 GPIOB->MODER |= (0x2 << (2*6) | 0x2 << (2*7));
10 // Set open-drain output type
11 GPIOB->OTYPER |= (1 << 6) | (1 << 7);
12 // Set to AF4 (I2C1)
13 GPIOB->AFR[0] &= ~(0xF << (4*6) | 0xF << (4*7));
14 GPIOB->AFR[0] |= (0x4 << (4*6) | 0x4 << (4*7));
15
16 // 3. Reset I2C
17 I2C1->CR1 = I2C_CR1_SWRST; // Software reset
18 I2C1->CR1 = 0; // Clear reset
19
20 // 4. Configure I2C
21 // Set peripheral clock frequency (42MHz)
22 I2C1->CR2 = 42; // FREQ = 42MHz
23 // Set CCR for 100kHz standard mode
24 // CCR = PCLK1 / (2 * I2C_FREQ) = 42MHz / (2 * 100kHz) = 210
25 I2C1->CCR = 210;
26 // Set TRISE
27 // TRISE = (max rise time * PCLK1) + 1 = (1000ns * 42MHz) + 1 = 43
28 I2C1->TRISE = 43;
29 // 5. Enable I2C
30 I2C1->CR1 |= I2C_CR1_PE; // Peripheral enable

```

I2C Registers



Base addresses of 3 I2C blocks

```

#define I2C1 ((reg_i2c_t *)0x40005400)
#define I2C2 ((reg_i2c_t *)0x40005800)
#define I2C3 ((reg_i2c_t *)0x40005C00)

```

I2C Master Transmit and Receive

Master Transmit Sequence

Generate START, send address+write, send data bytes, generate STOP.

Master Receive Sequence

Generate START, send address+read, receive data bytes with ACK/NACK, generate STOP.

```

1 // I2C Master Transmit
2 void I2C_MasterTransmit(I2C_TypeDef *i2c, uint8_t address, uint8_t *data, uint16_t size) {
3     // 1. Wait until I2C bus is free
4     while (i2c->SR2 & I2C_SR2_BUSY) { }
5     // 2. Generate START condition
6     i2c->CR1 |= I2C_CR1_START;
7     // 3. Wait for EV5 (START sent)
8     while (!(i2c->SR1 & I2C_SR1_SB)) { }
9     // 4. Send slave address (write mode)
10    i2c->DR = address << 1; // Address + Write bit (0)
11    // 5. Wait for EV6 (address sent)
12    while (!(i2c->SR1 & I2C_SR1_ADDR)) { }
13    // 6. Clear ADDR by reading SR2
14    (void)i2c->SR2;
15    // 7. Send data bytes
16    for (uint16_t i = 0; i < size; i++) {
17        // Wait until TXE is set
18        while (!(i2c->SR1 & I2C_SR1_TXE)) { }
19
20        // Send data byte
21        i2c->DR = data[i];
22    }
23    // 8. Wait for transfer to complete
24    while (!(i2c->SR1 & I2C_SR1_TXE) || !(i2c->SR1 & I2C_SR1_BTF)) { }
25    // 9. Generate STOP condition
26    i2c->CR1 |= I2C_CR1_STOP;
27 }

```

Register Bits

I2C CR1 I²C control register 1

SWRST	Software reset
ALERT	SMBus alert
PEC	Packet error checking
POS	Acknowledge / PEC Position
ACK	Acknowledge enable
STOP	Stop generation
START	Start generation
NOSTRETCH	Clock stretching disable (slave)
ENGC	General call enable
ENPEC	PEC enable
ENARP	ARP enable
SMBTYP	SMbus type (device vs. host)
SMBUS	SMbus mode (I2C vs. SMbus)
PE	Peripheral enable

I2C OAR1 I²C own address register 1

ADDMODE	Addressing mode (7-bit vs. 10-bit)
ADD[9:8]	Interface address
ADD[7:1]	Interface address
ADD0	Interface address

I2C SR2 I²C status register 2

PEC[7:0]	Packet error checking register
DUALF	Dual flag (slave)
SMBHOST	SMBus host header (slave)
SMBDEFAULT	SMBus device default address (slave)
GENCALL	General call address (slave)
TRA	Transmitter/receiver (R/W bit)
BUSY	Bus busy (communication ongoing on bus)
MSL	Master/slave

I2C OAR2 I²C own address register 2

ADD2[7:1]	Interface address in dual adr. mode
ENDUAL	Dual addressing mode enable

I2C SR1 I²C status register 1

SMBALERT	SMBus alert
TIMEOUT	Timeout or Tlow error
PECERR	PEC error in reception
OVR	Overrun/Underrun
AF	Acknowledge failure
ARLO	Arbitration lost (master)
BERR	Bus error
TxE	Data register empty
RxNE	Data register not empty
STOPF	Stop detected (slave)
ADD10	10-bit header sent (master)
BTF	Byte transfer finished
ADDR	ADDR sent (master) / matched (slave)
SB	Start bit (master)

I2C DR I²C data register 2

DR[7:0]	8-bit data register
---------	---------------------

Timer/Counter

Timer/Counter Basics

Timer/Counter Fundamentals

- **Timer:** Counts clock/processor cycles (periodic)
- **Counter:** Counts external events or signals

Common applications:


- Triggering periodic software tasks (e.g. display refresh)
- Sampling inputs at regular intervals
- Counting pulses on an input pin
- Measuring time between events
- Generating pulse sequences on output pins

Timer/Counter Function

Function

- Configure in up- or down-counting mode
- Select source
- 16-bit / 32-bit counter register
 - Increment / decrement at every tick
- Set interrupt flag → trigger interrupt

16-bit counter 0, 1, 2, ..., 65'535
32-bit counter 0, 1, 2, ..., 4'294'967'295



Timer Period Calculation

For a given timer frequency, the period is calculated as:

$$T_{timer} = \frac{1}{f_{timer}}$$

Timer frequency is derived from the system clock:

$$f_{timer} = \frac{f_{system}}{(PSC + 1)}$$

Calculate the prescaler (PSC) and auto-reload (ARR) values to generate a 50ms timer period using a 84MHz clock.

We need to find PSC and ARR values to generate a 50ms (0.05s) period.

Step 1: Choose an appropriate prescaler value.

Let's pick a prescaler to generate a 1MHz timer clock:

$$PSC = 84\text{MHz} / 1\text{MHz} - 1 = 84 - 1 = 83$$

Step 2: Calculate the auto-reload value.

$$ARR = f_{timer} \times T_{desired} - 1$$

$$ARR = 1\text{MHz} \times 0.05\text{s} - 1$$

$$ARR = 50,000 - 1 = 49,999$$

For a desired output frequency:

$$ARR = \frac{f_{timer}}{f_{desired}} - 1$$

For a desired time period:

$$ARR = f_{timer} \times T_{desired} - 1$$

However, this exceeds the 16-bit range (maximum 65,535).

Let's adjust to use a 10kHz timer clock:

$$PSC = 84\text{MHz} / 10\text{kHz} - 1 = 8,400 - 1 = 8,399$$

$$ARR = 10\text{kHz} \times 0.05\text{s} - 1 = 500 - 1 = 499$$


Therefore:

$$PSC = 8,399, ARR = 499$$

Up/Down Counting Modes


Up-counting mode

- Counts from 0 to the auto-reload value (content of ARR)
- Restarts from 0
- Generates a counter overflow event



Down-counting mode

- Counts from auto-reload value (content of ARR) down to 0
- Restarts from auto-reload value
- Generates a counter underflow event




Prescaler and Auto-Reload Register (ARR) Calculation

Prescaler

- Increase counting range
- Count only every n-th event
 - e.g. $n = \{1, 2, 4, 8, 32, 64, \dots\}$

Example: 16-bit counter
Source 100 MHz → period $T = 1 / (100 \text{ MHz}) = 0.01 \text{ us}$
Prescaler = 1 → $65'536 \geq 65'536 * 0.01 \text{ us} = 655.36 \text{ us}$
Prescaler = 1'000 → $65'536 \geq 65'536 * 0.01 \text{ ms} = 655.36 \text{ ms}$



Down-Counter Example Timer configured as down-counter with a prescaler of 4 and an auto-reload value of 1000.

Counter Behavior:

- Count down from 1000 down to 0
- Set interrupt request (UIF) and restarts from value in ARR
- Each decrement corresponds to a clock tick divided by the prescaler

Timing Diagram:




Up-Counter Example Timer configured as up-counter with a prescaler of 4 and an auto-reload value of 1000.

Counter Behavior:

- Count up from 0 to 1000
- Set interrupt request (UIF) when reaching ARR value, restarts from 0
- Each increment corresponds to a clock tick divided by the prescaler

Timing Diagram:



Timer-Komponenten verstehen

Prescaler

- Funktionalität: Divisor für Eingangssignal
- Zweck: Es wird nur jeder n-te Wert gezählt
- Erweitert den Zählbereich des Timers

Counter

- Funktionalität: Aktueller Timerwert
- Zweck: Wird mit jedem n-ten Tick um eins erhöht/erniedrigt
- Kann up- oder down-counting sein

Auto Reload Register (ARR)

- Upcounter: Timer zählt bis zu diesem Wert, dann Überlauf
- Downcounter: Startwert für Timer
- Definiert die Periode des Timers

Capture/Compare Register (CCR)

- Capture: Bei einem Event wird Counterwert hier gespeichert
- Compare: Event/Interrupt wird ausgelöst, wenn Counter diesen Wert erreicht
- Für PWM: Definiert Duty Cycle

Timer-Funktionen


Timer als Upcounter, Prescaler auf 4 (Register = 0x03), Capture bei steigender Flanke.

Capture-Funktion: Bei einem Event wird der Inhalt des Counter Registers in das Capture/Compare Register kopiert. Der Counter läuft weiter.

Compare-Funktion: Sobald der Counter den Wert des Capture/Compare Registers erreicht hat, wird ein Event oder Interrupt ausgelöst. Der Counter läuft weiter.


Timing-Diagramm:

- Prescaler teilt durch 4: nur jeder 4. Puls wird gezählt
- Bei Event wird aktueller Counter-Wert (z.B. 0x0003) in CCR gespeichert
- Counter läuft nach Capture weiter




Recap

Repetition: 2-bit binary counter




$$D1 = Q0 \oplus Q1 \\ D0 = !Q0$$

State diagram



Timing diagram



STM32F4 Timers

In Moodle: STM32F4 Reference Manual, Chapter 18: General-purpose timers (p.592-651)

STM32F4 Timer Types

- TIM2, TIM5: 32-bit timers
- TIM3, TIM4: 16-bit timers
- Multiple capture/compare channels
- Input capture, output compare, PWM generation
- Auto reload and prescaler functionality

16-bit programmable prescaler:

Dividing counter clock frequency by a factor between 1 and 65536

Up to 4 independent channels for:

- Input capture
- Output compare
- PWM generation
- One-pulse mode output

Synchronization circuit:

- Control timer with external signals
- Interconnect multiple timers

Understanding Timer Configuration

- Prescaler (PSC): Divides input clock frequency by (PSC+1)
- Counter (CNT): Current count value
- Auto-reload register (ARR): Value to reload after overflow/underflow
- Update flag (UIF): Set when counter overflows/underflows

Calculate timer parameters

- Determine desired period (T): The time between events
- Calculate required counts: counts = $T \times \text{input_frequency}$
- If counts > 65,536 (16-bit limit), use prescaler:
 - Choose prescaler value (PSC): $PSC = \frac{\text{Clock_Freq}}{\text{gewünschte_Freq}} - 1$
 - Adjusted counter value: $ARR = \frac{\text{counts}}{\text{PSC}} - 1$
- For precision, minimize prescaler while keeping ARR within limits

Timer konfigurieren

Clock-Source auswählen

- TIMx_SMCR Register: SMS[2:0] = 000 für interne Clock (CK_INT)
- Andere Quellen: externe Pins, andere Timer (siehe Reference Manual)

Register setzen

- TIMx_PSC: Prescaler-Wert
- TIMx_ARR: Auto-Reload-Wert
- TIMx_CR1: Timer-Konfiguration (Up/Down)
- Enable interrupt if needed in TIMx_DIER (UIE bit)
- Enable timer by setting CEN bit in TIMx_CR1

Timer konfigurieren für 200ms Overflow Source: CK_INT mit 84 MHz, Upcounter, Overflow alle 200 ms

```

1 // Lösung 1
2 TIM3_SMCR &= 0xFFFF8;          // SMS[2:0] = 000 (CK_INT)
3 TIM3_CR1 &= 0xFF8F;          // DIR = 0 (Upcounter)
4 TIM3_PSC = 0x20CF;           // (8400-1) -> 10 kHz
5 TIM3_ARR = 0x07CF;           // (2000-1) -> 200 ms
6 // Lösung 2
7 TIM3_PSC = 0x0347;           // (840-1) -> 100 kHz
8 TIM3_ARR = 0x4E1F;           // (20000-1) -> 200 ms

```

Berechnung: $84 \text{ MHz} / 8400 = 10 \text{ kHz}$, $10 \text{ kHz} / 2000 = 5 \text{ Hz} = 200 \text{ ms Periode}$

Addressing

- Register address = Base address + Offset
- Offset address is given for each register in the reference manual
 - Base address is defined in memory map (reference manual)

Boundary address	Peripheral
0x4000 0C00 - 0x4000 0FFF	TIM5
0x4000 0800 - 0x4000 0BFF	TIM4
0x4000 0400 - 0x4000 07FF	TIM3
0x4000 0000 - 0x4000 03FF	TIM2
0x4002 3800 - 0x4002 3BFF	RCC

RCC: Reset and Clock Configuration

Timer Configuration Registers

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00	TIMx_CR1																								CKD [1:0]	ARPE	CMS [1:0]	DIR	OPM	URS	UDIS	CEN	
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
0x08	TIMx_SMCR																								ETP	ECE	ETPS [1:0]	ETF[3:0]	MSM	TS[2:0]	SMS[2:0]		
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
0x0C	TIMx_DIER																								TIE	CC1DE	CC2DE	CC3DE	CC4DE	UIE	CC4IE		
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
0x10	TIMx_SR																								CC4OF	CC3OF	CC2OF	CC1OF	CC4IF	CC3IF	CC2IF	CC1IF	UIF
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
0x14	TIMx_EGR																								TG	Reserved	Reserved	Reserved	UG	CC4G	CC3G	CC2G	CC1G
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
0x24	TIMx_CNT																								CNT[31:16]	(TIM2 and TIM5 only, reserved on the other timers)	CNT[15:0]						
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
0x28	TIMx_PSC																								Reserved		PSC[15:0]						
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
0x2C	TIMx_ARR																								ARR[31:16]	(TIM2 and TIM5 only, reserved on the other timers)	ARR[15:0]						
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Key Timer Registers Important registers for timer configuration:

- **TIMx_CR1** Control Register 1:
 - CEN: Counter Enable
 - DIR: Direction (0=up, 1=down)
 - CMS: Center-aligned Mode Selection
- **TIMx_SMCR** Slave Mode Control Register:
 - SMS: Slave Mode Selection
 - Usually set to 000 for internal clock (CK_INT)
- **TIMx_CNT** Counter:
 - Current counter value
- **TIMx_PSC** Prescaler:
 - Divides clock frequency by a factor between 1 and 65536
 - Actual division factor is PSC+1
- **TIMx_ARR** Auto-reload Register:
 - Sets period in up-counting mode
 - Sets initial value in down-counting mode

Timer Clock Sources

- **Internal Clock (CK_INT)**: Default source, derived from system clock
- **External Clock Mode 1**: Timer clock from external pins (TIMx_CH1, TIMx_CH2)
- **External Clock Mode 2**: Timer clock from external trigger input (TIMx_ETR)
- **Internal Trigger Inputs (ITRx)**: Using one timer as prescaler for another

Timer Configuration

Basic Timer Configuration to generate an interrupt every 1 second (timer clock frequency is 84 MHz)

Calculations and Setup

First, calculate the required counts: counts = $1\text{s} \times 84\text{MHz} = 84,000,000$

Since $84,000,000 > 65,536$ (16-bit limit), we need a prescaler:

- Choose prescaler: PSC = 8400 - 1 = 8399
- This divides the clock to $84\text{MHz}/8400 = 10\text{kHz}$
- Adjusted counter value: ARR = 10,000 - 1 = 9999

Configuration Steps

Step 1: Enable timer clock - Enable the clock to the timer peripheral using RCC register.

Step 2: Configure prescaler - Set the prescaler value to divide the timer clock.

Step 3: Configure auto-reload value - Set period in up-counting mode or initial value in down-counting mode

Step 4: Configure counting mode - Select up-counting, down-counting, or center-aligned mode.

Step 5: Configure interrupts (if needed) - Enable update or capture/compare interrupts.

Step 6: Enable the timer - Set the CEN bit in the CR1 register.

```

1 // Configure TIM2 for a 1Hz interrupt (1s period)
2 // Assuming system clock = 84MHz
3 // Step 1: Enable TIM2 clock
4 RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
5 // Step 2: Configure prescaler
6 // PSC = (SystemCoreClock / 2) / 10000 - 1
7 TIM2->PSC = 8399; // Produces 10kHz timer clock (84MHz/8400)
8 // Step 3: Configure auto-reload value
9 // ARR = (timer clock / desired frequency) - 1
10 TIM2->ARR = 9999; // 10kHz/10000 = 1Hz
11 // Step 4: Configure counting mode (up-counting, default)
12 TIM2->CR1 &= ~TIM_CR1_DIR; // Up-counting mode
13 // Step 5: Enable update interrupt
14 TIM2->DIER |= TIM_DIER_UIE;
15 // Step 6: Enable timer
16 TIM2->CR1 |= TIM_CR1_CEN;
17
18 // Configure NVIC to handle TIM2 interrupt
19 NVIC_EnableIRQ(TIM2_IRQn);
20 NVIC_SetPriority(TIM2_IRQn, 1);

```

- Timer clock frequency: 84MHz
- Prescaler: 8400 (gives 10kHz)
- Auto-reload: 10,000 (gives 1Hz)
- Timer period: 1 second

Enable timer block in RCC RCC = Reset and Clock Control
RCC APB1 peripheral clock enable register (RCC_APB1ENR)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
UART8 EN	UART7 EN	DAC EN	PWR EN	Reser- ved	CAN2 EN	CAN1 EN	Reser- ved	I2C3 EN	I2C2 EN	I2C1 EN	UART5 EN	UART4 EN	USART 3 EN	USART 2 EN	Reser- ved
rw	rw	rw	rw		rw	rw		rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPI3 EN	SPI2 EN	Reserved		WWDG EN	Reserved		TIM14 EN	TIM13 EN	TIM12 EN	TIM7 EN	TIM6 EN	TIM5 EN	TIM4 EN	TIM3 EN	TIM2 EN
rw	rw			rw			rw	rw	rw	rw	rw	rw	rw	rw	rw

Register Configuration

TIMx_CNT Counter:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CNT[15:0]															
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

TIMx_ARR Auto-Reload Register: ARR is the value to be loaded into the actual auto-reload register


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ARR[15:0]															
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

TIMx_PSC Prescaler Register: Clock frequency CK_CNT equal to $f_{CK_PSC} \div PSC[15 : 1] + 1$

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PSC[15:0]															
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

TIMx_PSC can be changed on the fly because it is buffered!

Changing Prescaler Division from 1 to 4 with TIMx_ARR = 0x00FC



An update event (UEV) synchronizes the software-controlled prescaler (control) register to the actual prescaler.

An update event (UEV) is generated at each timer overflow or underflow unless it is disabled through software by setting the TIMx_CR1 → UDIS bit.

Alternatively, the software can set the TIMx_EGR → UG bit to generate an update event (UEV).


Configuring Control Register 1 TIMx_CR1

TIMx_CR1 Control Register 1: Configures the timer's counting mode and enables the timer.


- CEN: Counter Enable (0 = disabled, 1 = enabled)
- DIR: Direction (0 = up-counting, 1 = down-counting)
- CMS: Center-aligned mode selection
- ARPE: Auto-reload preload enable

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved						CKD[1:0]	ARPE	CMS	DIR	OPM	URS	UDIS	CEN		
						rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Configuring Up-Counting Timer




Configuring Down-Counting Timer



Configuring Center-Aligned Mode Timer

- Counts from 0 to ARR-1
- Generates counter overflow event
- Counts from ARR-1 to 1
- Generates counter underflow event
- Restarts counting from 0



Clock Sources and Synchronization

Clock sources


- Internal clock (**CK_INT**)
- External input pins (**TIMx_CH1** and **TIMx_CH2**)
- External trigger input (**TIMx_ETR**)
- Internal trigger inputs (**ITRx**)
 - Using one timer as prescaler for another timer

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ETP	ECE	ETPS[1:0]		ETF[3:0]	MSM	TS2[2:0]	Res.	TS1[2:0]	TS0[2:0]	SMS[2:0]					

TIMx slave mode control register (TIMx_SMCR)

SMS Slave Mode Selection
000: CK_INT

TS Trigger Selection




Input Capture

Input Capture Input capture is used to measure the timing of external events:

- Captures the timer counter value when an event occurs on an input pin
- Events can be rising edge, falling edge, or both
- Useful for measuring pulse width, period, frequency, or phase difference
- Each capture channel has its own register (CCRx)


Applications: Measuring pulse width (e.g., from sensors), Measuring frequency of input signals, Timing between events



Input Capture Example

Capture example

- Stop watch
- At which moment in time does the user push the button?
 - Event = rising edge on input pin
 - Time of event is captured
 - Count continues



Input Capture Configuration

Step 1: Configure GPIO pin

Configure the GPIO pin as alternate function for the timer channel.

Step 2: Configure timer base

Set up the timer's prescaler and period.

Step 3: Configure capture channel

Configure the channel for input capture and set the edge sensitivity.

Step 4: Enable interrupts

Enable capture interrupt and NVIC if notification is required.

Step 5: Enable timer

Start the timer counting.

```
1 // Configure TIM3 Channel 1 for input capture on rising edge
2
3 // Step 1: Configure GPIO pin (PA6 for TIM3_CH1)
4 RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
5 GPIOA->MODER &= ~GPIO_MODER_MODE6;
6 GPIOA->MODER |= GPIO_MODER_MODE6_1; // Alternate function
7 GPIOA->AFR[0] &= ~GPIO_AFRL_AFRL6;
8 GPIOA->AFR[0] |= 2 << GPIO_AFRL_AFRL6_Pos; // AF2 for TIM3
9
10 // Step 2: Configure timer base
11 RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
12 TIM3->PSC = 83; // 84MHz/84 = 1MHz timer clock
13 TIM3->ARR = 65535; // Maximum period
14
15 // Step 3: Configure capture channel
16 // CC1S[1:0] = 01 (input, IC1 mapped to TI1)
17 TIM3->CCMR1 &= ~TIM_CCMR1_CC1S;
18 TIM3->CCMR1 |= TIM_CCMR1_CC1S_0;
19
20 // Configure input filter and prescaler if needed
21 TIM3->CCMR1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC);
22
23 // Configure edge sensitivity (rising edge)
24 TIM3->CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
25
26 // Enable capture
27 TIM3->CCER |= TIM_CCER_CC1E;
28
29 // Step 4: Enable capture interrupt
30 TIM3->DIER |= TIM_DIER_CC1IE;
31 NVIC_EnableIRQ(TIM3_IRQn);
32
33 // Step 5: Enable timer
34 TIM3->CR1 |= TIM_CR1_CEN;
```

PWM (Pulse Width Modulation)

PWM Basics

Pulse Width Modulation is a technique to create analog-like signals using digital outputs:

- Signal alternates between high and low state
- Fixed frequency (period)
- Variable duty cycle (ratio of high time to period)


Applications: LED dimming, motor speed control, digital-to-analog conversion, audio signal generation, and more.

PWM Terminology

- **Period (T):** Time for one complete cycle
- **Frequency (f):** Number of cycles per second ($f = 1/T$)
- **Duty Cycle (D):** Ratio of high time to period ($D = T_{high}/T$)
- **Resolution:** min. change in duty cycle possible

PWM Duty Cycle

PWM Signals are digital signals (0/1) with a defined frequency and a variable pulse width



Usually, V_L is taken as zero volts for simplicity.


PWM Alignment Types

Edge-aligned PWM:

- One edge of the pulse is fixed, the other is modulated
- Up-counting mode: Leading edge fixed, trailing edge modulated
- Down-counting mode: Trailing edge fixed, leading edge modulated

Left Aligned

- Left edge fixed, trailing edge modulated



PWM Generation Using Output Compare

Implement PWM using output compare function:

- Counter continuously runs through defined range (0 to ARR)
- Output pin toggles when counter matches the capture/compare value (CCR)
- In up-counting PWM mode 1:
 - Output active when counter < CCR
 - Output inactive when counter \geq CCR
- Duty cycle controlled by changing CCR value

PWM Duty Cycle Calculation

Average Signal Voltage:

$$V_{avg} = D \times V_{max} + (1 - D) \times V_L$$

Up-counting mode:

$$\text{Duty Cycle} = \frac{CCR}{ARR + 1} \times 100\%$$

Down-counting mode:

$$\text{Duty Cycle} = \left(1 - \frac{CCR}{ARR + 1}\right) \times 100\%$$

To achieve a specific duty cycle:

$$CCR (\text{up-counting}) = (ARR + 1) \times \frac{\text{Duty Cycle}}{100\%}$$


$$CCR (\text{down-counting}) = (ARR + 1) \times \left(1 - \frac{\text{Duty Cycle}}{100\%}\right)$$

Center-aligned PWM:

- Center of pulse is fixed, both edges are modulated
- Produces less harmonic distortion in motor control applications
- Implemented using up/down counting mode

Center Aligned



- Center of signal fixed, both edges modulated



Output Compare for PWM Generation

PWM Output Compare


Compare function produces PWM signal



Examples: Raise alarm when specified count is reached or exceeded, continuously compare counter value to reference value

Output Compare Up/Down assuming CCR = 4

Up-counting




PWM mode 1 → high if $CNT < CCR$

OCxREF → Duty cycle

PWM mode 2 → low if $CNT > CCR$

OCxREF → Duty cycle

Down-counting




PWM mode 1 → low if $CNT > CCR$

OCxREF → Duty cycle


PWM mode 2 → high if $CNT < CCR$

OCxREF → Duty cycle

Edge-aligned mode



4 examples for different CCR values:
TIMx_ARR = 8, PWM Mode 1



PWM mit 25% Duty Cycle

Timer 4 als Upcounter, TIM4_ARR = 0x9C3F (40000-1)
Gesucht: CCR-Wert für 25% Duty Cycle mit PWM Mode 1

Berechnung:


- TIMx_CNT zählt von 0...39999 = 40000 Ticks
- Duty Cycle 25% entspricht 10000 Ticks
- PWM Mode 1: OC_xREF = '1'
solange TIMx_CNT < TIMx_CCR
- TIM4_CCR1 = 0x2710 (10000)

Downcounter mit PWM Mode 2:

Für identisches Signal bei Downcounter/PWM Mode 2:

- PWM Mode 2: OC_xREF = '1'
solange TIMx_CNT > TIMx_CCR
- Für 25% High: CCR = 30000-1 = 0x752F
- 39999...30000 = 10000 Ticks High
- 29999...0 = 30000 Ticks Low

Bei PWM-Signalen ist es wichtig zu verstehen, dass die ARR den gesamten Zählbereich definiert (und damit die Periode), während CCR den Umschaltpunkt definiert (und damit den Duty Cycle). Die PWM-Modi bestimmen, wann das Signal High bzw. Low ist.



Analyzing Timer Signal Generation

Understand the timing diagram

- Identify the timer mode (up-counting, down-counting)
- Note the prescaler value and input frequency
- Observe the event signals and their timing

Trace the counter value

- Start with initial counter value
- For up-counting: Increment counter for each clock tick after prescaler
- For down-counting: Decrement counter for each clock tick after prescaler
- Reset counter when overflow/underflow occurs
- Note when capture events occur

Analyze capture/compare events

- For capture mode: Counter value is stored in CCR_x when event occurs
- For compare mode: Compare event occurs when CNT = CCR_x
- Note the timing of interrupt flags (CCIF)

Calculate timing parameters

- Actual period = (ARR+1) × (PSC+1) / timer_clock
- Duty cycle = time_active / period × 100%
- For PWM: Duty cycle = CCR_x / (ARR+1) × 100% (up-counting mode)

Timer Signal Analysis Example

Analyze the following timer configuration:

- Timer is configured as up-counter
- Source frequency is 0.5 MHz
- Prescaler (PSC) = 0x01F3 (499)
- Auto-reload (ARR) = 0x752F (30000-1)
- Compare value (CCR1) = 0x2710 (10000)
- CCMR1 = 0x0070 (PWM Mode 2)

Determine the period and duty cycle of the generated PWM signal.

Solution:

First, calculate the effective counter frequency:

- Timer input = 0.5 MHz
- Prescaler = 499+1 = 500
- Counter frequency = 0.5 MHz / 500 = 1 kHz

Calculate the period:

- ARR = 30000-1 = 29999
- Period = (ARR+1) / counter frequency = 30000 / 1000 Hz = 30 seconds

Determine the duty cycle:

- PWM Mode 2 means output is active when CNT > CCR1
- In up-counting mode, this means output is active when $10000 < \text{CNT} \leq 29999$
- Active time = $(29999+1 - 10000) / 1000 \text{ Hz} = 20 \text{ seconds}$
- Duty cycle = Active time / Period = $20 \text{ s} / 30 \text{ s} = 66.67\%$

Therefore, the PWM signal has:

- Period: 30 seconds
- Duty cycle: 66.67% (active for 20 seconds, inactive for 10 seconds)

PWM Configuration Configure Timer 4 for PWM output with: ARR = 0x9C3F (value 39999), Up-counting mode, PWM Mode 1 and 25% duty cycle

Then, reconfigure for down-counting mode with PWM Mode 2 while maintaining the same electrical signal.

Solution:

For up-counting mode with PWM Mode 1:

- Total count is 40,000 (ARR+1)
- For 25% duty cycle, the output should be high for 10,000 counts
- In PWM Mode 1 (up-counting): CCR1 = 25% of 40,000 = 10,000 = 0x2710

For down-counting mode with PWM Mode 2:

- In PWM Mode 2 (down-counting), output is active when CNT > CCR1
- To maintain 25% duty cycle: CCR1 = ARR+1-10,000 = 40,000-10,000 = 30,000 = 0x752F

C code for configuration:

```
1 // Up-counting mode, PWM Mode 1, 25% duty cycle
2 TIM4->ARR = 0x9C3F;           // Auto-reload value (39999)
3 TIM4->CCR1 = 0x2710;          // Compare value for 25% duty cycle (10000)
4 TIM4->CCMR1 = 0x0060;         // PWM Mode 1 for channel 1
5 TIM4->CCER |= 0x0001;         // Enable output for channel 1
6 TIM4->CR1 &= ~TIM_CR1_DIR;    // Up-counting mode
7 TIM4->CR1 |= TIM_CR1_CEN;     // Enable timer
8
9 // Down-counting mode, PWM Mode 2, 25% duty cycle
10 TIM4->ARR = 0x9C3F;          // Auto-reload value (39999)
11 TIM4->CCR1 = 0x752F;          // Compare value for 25% duty cycle (30000)
12 TIM4->CCMR1 = 0x0070;         // PWM Mode 2 for channel 1
13 TIM4->CCER |= 0x0001;         // Enable output for channel 1
14 TIM4->CR1 |= TIM_CR1_DIR;    // Down-counting mode
15 TIM4->CR1 |= TIM_CR1_CEN;     // Enable timer
```

PWM Configuration PWM output at 1kHz with 50% duty cycle

```
1 // Step 1: Configure GPIO pin (PA6 for TIM3_CH1)
2 RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
3 GPIOA->MODER &= ~GPIO_MODER_MODER6;
4 GPIOA->MODER |= GPIO_MODER_MODER6_1; // Alternate function
5 GPIOA->AFR[0] &= ~GPIO_AFRL_AFRL6;
6 GPIOA->AFR[0] |= 2 << GPIO_AFRL_AFRL6_Pos; // AF2 for TIM3
7
8 // Step 2: Configure timer base
9 RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
10 TIM3->PSC = 83; // 84MHz/84 = 1MHz timer clock
11 TIM3->ARR = 999; // 1MHz/1000 = 1kHz PWM frequency
12
13 // Step 3: Configure PWM mode
14 // CC1S = 00: Channel configured as output
15 TIM3->CCMR1 &= ~TIM_CCMR1_CC1S;
16
17 // OC1M = 110: PWM mode 1 (active when counter < CCR1)
18 TIM3->CCMR1 &= ~TIM_CCMR1_OC1M;
19 TIM3->CCMR1 |= TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2;
20
21 // Enable output compare preload
22 TIM3->CCMR1 |= TIM_CCMR1_OC1PE;
23
24 // Set active high polarity
25 TIM3->CCER &= ~TIM_CCER_CC1P;
26
27 // Step 4: Set initial duty cycle (50%)
28 TIM3->CCR1 = 500; // 50% of 1000
29
30 // Step 5: Enable output and timer
31 TIM3->CCER |= TIM_CCER_CC1E; // Enable output
32 TIM3->CR1 |= TIM_CR1_CEN; // Enable counter
```

PWM Configuration Configure Timer 4 to generate a 20kHz PWM signal with 75% duty cycle on Channel 2, system clock = 84MHz:

1. **Calculate timer settings for 20kHz:**

- Let's use prescaler = 3 (divide by 4)
- Timer clock = 84MHz/4 = 21MHz
- For 20kHz: ARR = 21MHz/20kHz - 1 = 1049

2. **Calculate CCR value for 75% duty cycle:**

- Up-counting mode, PWM mode 1
- CCR = (ARR+1) * 0.75 = 1050 * 0.75 = 787

3. **Configuration code:**

```
1 // Configure GPIO pin (PB7 for TIM4\_CH2)
2 RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
3 GPIOB->MODER &= ~GPIO_MODER_MODER7;
4 GPIOB->MODER |= GPIO_MODER_MODER7_1; // Alternate function
5 GPIOB->AFR[0] &= ~GPIO_AFRL_AFRL7;
6 GPIOB->AFR[0] |= 2 << GPIO_AFRL_AFRL7_Pos; // AF2 for TIM4
7 // Configure timer base
8 RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
9 TIM4->PSC = 3; // 84MHz/4 = 21MHz
10 TIM4->ARR = 1049; // 21MHz/1050 = 20kHz
11 // Configure PWM mode
12 TIM4->CCMR1 &= ~TIM_CCMR1_CC2S; // Channel as output
13 TIM4->CCMR1 &= ~TIM_CCMR1_OC2M;
14 TIM4->CCMR1 |= TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2M_2; // PWM mode 1
15 TIM4->CCMR1 |= TIM_CCMR1_OC2PE; // Enable preload
16 TIM4->CCER &= ~TIM_CCER_CC2P; // Active high
17 // Set duty cycle (75%)
18 TIM4->CCR2 = 787;
19 // Enable output and timer
20 TIM4->CCER |= TIM_CCER_CC2E;
21 TIM4->CR1 |= TIM_CR1_CEN;
```

Analog-to-Digital Converter (ADC)


SEP Handouts: 05A_ADC_Beilage und 05B_ADC_DAC_forStudents

ADC Overview

- Transforms analog voltage levels into corresponding digital values
- Resolution determined by number of bits (N)
- 2^N possible digital values (e.g., 12-bit ADC has 4096 levels)
- Converts real-world continuous signals (temperature, pressure, etc.) into digital form for processing

Example
3-bit ADC

- 8 possible levels (000 – 111)
- Each conversion corresponds to one out of 8 levels



ADC Characteristics


Input signals

- Differential inputs
- V_{in+} signal to convert (non-inverting input)
- V_{in-} signal to convert (inverting input)

$$V_{in} = V_{in+} - V_{in-}$$

Single ended mode

- Only V_{in+} used
- V_{in-} is grounded



Reference voltage V_{REF+}

- Internal or external stable voltage
- Needed to weight input voltage

$$V_{in} = (\text{digital value}) * V_{REF+} / (2^N)$$

ADC Terminology Key terms and concepts:

- Resolution:** Number of bits (N) in the digital output (size of digital word)
- LSB (Least Significant Bit):** Smallest detectable voltage change

$$LSB = \frac{V_{REF}}{2^N}$$

- FSR (Full Scale Range):** Range between minimum and maximum digital codes

$$FSR = V_{REF} - 1LSB$$

- Reference Voltage (V_{REF}):** Voltage that defines the ADC's full-scale range

Sampling Rate:

Number of conversions per second

- Input signal sampled at discrete points in time → discontinuities
- Should be at least twice the highest frequency component of input signal (Sampling theorem)

Conversion Time:

Time from start of sampling to digital output availability

- Programming a higher resolution may increase conversion time

Monotonicity:

ADC output should not decrease with increasing input voltage

- Increase of V_{in} results in increase or no change of digital output and vice-versa


ADC Operation Principles

Flash ADC (Parallel ADC)

- Uses comparators for each voltage level
- Input voltage compared to reference voltages simultaneously
- Fast but requires many components (e.g., 255 comparators for 8-bit)
- High power consumption and complexity (consumes large chip area)
- Network of 2^N resistors to divide V_{REF} into 2^N levels
- $2^N - 1$ analog comparators for N-bit ADC
- Compare input signal to divided reference voltages
- Encoder transforms digital comparator results into N-bit word

Example Flash ADC

3-bit word
e.g. 101 3 to 8 decoder S7 ... S0
 00100000



Example of 3-bit Flash DAC



Successive Approximation Register (SAR) ADC

- Approach V_{in} using successive division by 2 (binary search)
- Start with half the digital value (MSB=1, all other bits=0)
- DAC generates analog value V_{DAC} that is compared to V_{in}
- If $V_{DAC} < V_{in}$ → keep MSB at 1, otherwise set MSB to 0
- Continue with other N bits in same way (N steps)

Properties:

- Compares input to successive approximations
- Takes N steps for N-bit resolution
- Good balance of speed, power, and complexity (up to 5 Msps, resolution from 8 to 16 bits)
- Most common in microcontrollers

Example SAR ADC



ADC Features (good to know but not really relevant)

Analog Watchdog

The Analog Watchdog monitors ADC conversion results against programmable thresholds:

- Generates an interrupt if a conversion result is outside the threshold range
- Can be configured to monitor a single channel or all channels
- Useful for detecting abnormal voltage levels without CPU polling
- Programmable high and low thresholds

Applications:

- Over-voltage/under-voltage detection
- Temperature limit monitoring
- Battery level monitoring

ADC Errors and Characteristics


Sampling Theorem According to the Nyquist-Shannon sampling theorem:

- Sampling rate must be at least twice the highest frequency component of the input signal
- $f_{sampling} \geq 2 \times f_{max}$
- Prevents aliasing (false lower frequencies appearing in sampled signal)

ADC Error Types


Quantization Error

- Inherent error due to rounding analog values to discrete digital levels
- Range between -0.5 LSB and +0.5 LSB
- Cannot be eliminated, but reduced by increasing resolution (number of bits) or by reducing V_{REF}
- Reducing V_{REF} also reduces FSR




Gain Error

- Difference in slope between actual and ideal transfer function
- Expressed in LSB or as percentage of full-scale range (%FSR)
- Can be corrected through calibration (HW/SW)
- Full-Scale Error = Offset Error + Gain Error



Offset Error (Zero-scale error)

- Deviation from ideal ADC at zero input
- For ideal ADC, first transition occurs at 0.5 LSB
- Can be corrected using microcontroller calibration
- Measuring: Zero-scale voltage is applied to analog input and increased until first digital transition occurs



ADC Calculations

LSB Voltage:

$$V_{LSB} = \frac{V_{REF}}{2^N}$$

Digital Output Value:

$$D_{out} = \frac{V_{in} \times 2^N}{V_{REF}}$$

Analog Input from Digital Value:

$$V_{in} = \frac{D_{out} \times V_{REF}}{2^N}$$

FSR (Full Scale Range):

$$FSR = V_{REF} - 1LSB$$

Percent Full Scale Range:

$$\%FSR = \frac{V_{in}}{V_{REF}} \times 100\%$$

Analyzing ADC Errors

Understand error types

- **Quantization error:** Inherent error between -0.5 LSB and +0.5 LSB
- **Offset error:** Deviation from ideal transfer function at zero input
- **Gain error:** Deviation of the slope from ideal transfer function
- **Full-scale error:** Combination of offset and gain error at maximum input

Determine ADC resolution

- Calculate LSB size and FSR (Full Scale Range)

Draw ideal transfer function

- Plot digital output vs. analog input
- Ideal ADC: erste Transition bei 0.5 LSB, each subsequent transition at $(i + 0.5) \times \text{LSB}$
- For N-bit ADC: $2^N - 1$ total steps


Calculate error values

- **Offset error in LSB:** Measure deviation at zero input
- **Offset error in volts:** Multiply LSB by offset error in LSB
- **Gain error in LSB:** Difference between actual and ideal slope
- **Error as percentage of FSR (%FSR):** $(\text{Error in volts} / \text{FSR in volts}) \times 100\%$


Transfer-Funktion zeichnen

1. Verschiebe ideale Funktion um Offset-Fehler (positiv = rechts, negativ = links)
2. Erste Transition: 0.5 LSB + Offset_Error

3-Bit ADC mit Offset-Fehler Idealer 3-Bit ADC mit $V_{REF} = 2V$, Offset-Fehler = -1.5 LSB



In case of a positive offset error of +1.5 LSB, the graph will look like this:



1. Ideal transfer function:

- $N = 3$ bits $\rightarrow 8$ possible output codes (000 to 111)
- $\text{LSB} = 2V / 2^3 = 2V / 8 = 0.25V$
- First transition: $0.5 \times \text{LSB} = 0.125V$
- Code transitions at: $0.125V, 0.375V, 0.625V, 0.875V, 1.125V, 1.375V, 1.625V$

2. Actual transfer function with offset error:

- Offset error = -1.5 LSB (entire transfer function shifts left)
- Offset Error in volts: all transitions shift by $-1.5 \times 0.25V = -0.375V$ (Offset error \times LSB)
- New transitions at: $-0.25V, 0V, 0.25V, 0.5V, 0.75V, 1V, 1.25V$
- Full Scale Range (FSR) = $2V - 0.25V = 1.75V$
- Offset-Fehler (%FSR) = $0.375V \times 100 / 1.75V = 21.43\%$

3. Zusammenfassung:

- Ideale erste Transition: 0.5 LSB = 0.125V
- Reale erste Transition: $0.125V - 0.375V = -0.25V$
- Gesamte Kurve um 1.5 LSB nach links verschoben

Digitale Werte: Real-ADC erreicht digitalen Wert 001 bereits bei negativer Eingangsspannung, während ideal-ADC erst bei 0.125V den Wert 001 erreichen würde.

STM32F4 ADC Architecture

The STM32F4 includes ADC modules with the following features:

- Three ADCs (ADC1, ADC2, ADC3)
- 12-bit resolution (configurable to 10, 8, or 6 bits)
- Up to 24 external channels (16 on each ADC)
- Internal channels:
 - temperature sensor, V_{REFINT} , V_{BAT}


Multiple operating modes:

- Single conversion vs. continuous conversion
- Single channel vs. scan mode (multiple channels)

Sampling and conversion features:

- Maximum sampling rate up to 2.4 MSPS (million samples per second)
- DMA capability and configurable sampling time
- Analog watchdog for threshold monitoring

Simplified ADC Diagram



ADC Modes and Conversion

ADC Conversion Modes

	Single channel	Multi-channel (scan mode)
Single conversion	Convert 1 channel, then stop. This is the simplest mode.	Convert all channels in group, one after the other, then stop. The group of channels is in a sequence that can be programmed.
Continuous conversion	Continuously convert 1 channel until stop order is given. Minimal CPU intervention.	Continuously convert a group of several channels until stop order is given. The group of channels is in a sequence that can be programmed.

ADC Conversion Modes Comparison

Single vs. Continuous Conversion:

- **Single Conversion:** Performs one conversion, then stops
- **Continuous Conversion:** Continuously performs conversions without CPU intervention
Minimal CPU intervention for setups → ADC doesn't require CPU intervention to start and beware overwriting results

Single Channel vs. Scan Mode:

- **Single Channel:** Converts one channel only
- **Scan Mode:** Converts multiple channels in sequence

This results in four possible combinations:

- Single channel, single conversion (simplest mode)
- Single channel, continuous conversion (monitor one input)
- Multi-channel, single conversion (read multiple inputs once)
- Multi-channel, continuous conversion (monitor multiple inputs)

ADC Timing

ADC Timing Diagram

ADC activation by software




Figure 45. Timing diagram

Start of conversion by software or trigger signal

ai16047b

ADC Timing

Total conversion time

- Depends on time for sampling and conversion

$$T_{\text{total}} = T_{\text{sample}} + T_{\text{conv}}$$

- T_{sample} individually programmable for each channel
 - Registers ADC_SMPR1 and ADC_SMPR2
 - Between 3 and 480 cycles

- T_{conv} depends on resolution

- 12 bits 12 ADCCLK cycles
- 10 bits 10 ADCCLK cycles
- 8 bits 8 ADCCLK cycles
- 6 bits 6 ADCCLK cycles

Example

given: APB2 clock = 48 MHz
Prescaler 2 → ADCCLK = 24 MHz
3 cycles sampling time
12 bit resolution

$$T_{\text{total}} = (3 + 12) * 1 / 24 \text{ MHz} = 0.625 \text{ us}$$

$$\text{sampling rate} < 1 / T_{\text{total}} = 1.6 \text{ Msps}$$

Programming the ADC - STM32F4

Functional summary of ADC

3) Signals used to inform the CPU of the state of the conversion process. Status register can be checked or interrupts generated.

4) Analog watchdog compares conversion results with programmed min/max limits.

5) Analog pins to set the references


1) 3 ADCs (capable of 12/10/8/6 bit resolution)

- 16 possible external sources (pins) each
- 3 possible internal sources

2) Conversion triggered by CPU, by internal sources or by external sources

6) ADCCLK is used as clock for conversions.

Generated by dedicated prescaler that allows APB2 clock to be scaled down by 2/4/6/8



ADC Common Registers

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
0x00	ADC_CSR																																			
	Reset value																																			
0x04	ADC_CCR																																			
	Reset value																																			
0x08	ADC_CDR																																			
	Reset value																																			

All other positions kept at 0.
Features not relevant for this class

ADC CCR ADC Common Control Register

TSVREFE Enable/disable temp sensor and V_{REFINT}

VBAT Enable/disable V_{BAT}

ADCPRE[1:0] Prescaler for ADCCLK: 00/01/10/11 → APB2 clock divided by 2/4/6/8
APB2 clock = 42 MHz on CT_Board

Specific Registers for each ADC

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
0x00	ADC_SR																																			
	Reset value																																			
0x04	ADC_CR1																																			
	Reset value																																			
0x08	ADC_CR2																																			
	Reset value																																			
0x0C	ADC_SMPR1																																			
	Reset value																																			
0x10	ADC_SMPR2																																			
	Reset value																																			
0x2C	ADC_SQR1																																			
	Reset value																																			
0x30	ADC_SQR2																																			
	Reset value																																			
0x34	ADC_SQR3																																			
	Reset value																																			
0x4C	ADC_DR																																			
	Reset value																																			

SEP Handout Beilage ADC: addresses and configurations for ADC registers, Data Alignment

ADC-Register programmieren

Status-Register auswerten

- EOC (End of Conversion): Bit 1 in ADC_SR
- OVR (Overrun): Bit 5 in ADC_SR
- Warten auf Conversion: while (!(ADC_SR & 0x02))
- Overrun prüfen: if (ADC_SR & 0x20)

Auflösung konfigurieren

- RES[1:0] in ADC_CR1 Register (Bits 25:24)
- 00: 12-bit, 01: 10-bit, 10: 8-bit, 11: 6-bit
- Einzelne Bits setzen/löschen mit Bit-Masken

Adressen berechnen

- ADC1: 0x40012000 + Register_Offset
- ADC2: 0x40012100 + Register_Offset
- ADC3: 0x40012200 + Register_Offset
- Siehe Reference Manual für genaue Offsets

Bit-Manipulation

- Bit setzen: REG |= (1 << bit_nr)
- Bit löschen: REG &= ~(1 << bit_nr)
- Mehrere Bits: erst löschen, dann setzen

Bei ADC-Registern ist es wichtig, die korrekten Bit-Positionen zu verwenden. EOC ist Bit 1 (nicht Bit 0), OVR ist Bit 5. Die Auflösung wird durch zwei Bits (RES[1:0]) in Bits 25:24 des CR1-Registers gesteuert.

Performing ADC Conversion

Start conversion

Trigger the conversion using software or external trigger.

Wait for completion

Check the EOC flag to determine when conversion is complete.

Read result

Read the data register to get the conversion result.

```
1 // Function to perform single ADC conversion
2 uint16_t ADC_ReadChannel(void) {
3     // Start conversion
4     ADC1->CR2 |= ADC_CR2_SWSTART; // Software trigger to start conversion
5
6     // Wait for conversion to complete
7     while (!(ADC1->SR & ADC_SR_EOC)) { }
8
9     // Read and return result
10    return ADC1->DR;
11}
12
13 // Function to convert ADC value to voltage
14 float ADC_ConvertToVoltage(uint16_t adcValue) {
15     // Assuming VREF = 3.3V and 12-bit resolution (4096 levels)
16     float voltage = (float)adcValue * 3.3f / 4095.0f;
17
18}
```

Configuring and Using STM32 ADCs

Enable peripheral clocks

- Enable GPIO clock for analog pin
- Enable ADC clock in RCC register

Configure GPIO pin for analog mode

- Set GPIO MODE register bits to analog mode (11)

Configure ADC common settings

- Configure ADC clock prescaler in ADC_CCR
- Enable/disable temperature sensor and internal reference

Configure ADC specific settings

- Set resolution in ADC_CR1 (RES bits)
- Configure scan mode if using multiple channels
- Set conversion mode in ADC_CR2 (CONT bit):
 - 0: Single conversion
 - 1: Continuous conversion
- Set data alignment in ADC_CR2 (ALIGN bit)
- Configure ADC trigger source if needed

Configure channel settings

- Set sampling time in ADC_SMPR1/2 registers
- Configure regular sequence in ADC_SQR1/2/3:
 - Set sequence length in L[3:0] bits
 - Set channel order in SQx[4:0] bits

Start conversion and read results

- Enable ADC by setting ADON bit in ADC_CR2
- Start conversion by setting SWSTART bit in ADC_CR2
- Poll EOC flag in ADC_SR or use interrupt
- Read conversion result from ADC_DR

```
1 // Example: Configure ADC1 Channel 0 (PA0) for single conversion
2 // Step 1: Enable GPIO and ADC clocks
3 RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN; // Enable GPIOA clock
4 RCC->APB2ENR |= RCC_APB2ENR_ADC1EN; // Enable ADC1 clock
5 // Step 2: Configure PA0 as analog input
6 GPIOA->MODER |= GPIO_MODER_MODE0; // Analog mode (0b11)
7 // Step 3: Configure ADC parameters
8 // ADC Common Control Register
9 ADC->CCR &= ~ADC_CCR_ADCPRE; // ADCPRE = 0 (APB2/2, typically 42MHz/2 = 21MHz)
10 // ADC1 Control Register 1
11 ADC1->CR1 &= ~ADC_CR1_RES; // 12-bit resolution (default)
12 ADC1->CR1 &= ~ADC_CR1_SCAN; // Disable scan mode (single channel)
13 // ADC1 Control Register 2
14 ADC1->CR2 &= ~ADC_CR2_CONT; // Single conversion mode
15 ADC1->CR2 &= ~ADC_CR2_ALIGN; // Right alignment
16 ADC1->CR2 &= ~ADC_CR2_EXTEN; // Software trigger
17 // Step 4: Configure channel and sampling time
18 // Configure for channel 0
19 ADC1->SQR1 &= ~ADC_SQR1_L; // 1 conversion in regular sequence
20 ADC1->SQR3 &= ~ADC_SQR3_SQ1; // Clear channel selection
21 ADC1->SQR3 |= (0 << ADC_SQR3_SQ1_Pos); // Channel 0 as first conversion
22 // Set sampling time for channel 0 (e.g., 84 cycles)
23 ADC1->SMPR2 &= ~ADC_SMPR2_SMP0; // Clear bits
24 ADC1->SMPR2 |= (4 << ADC_SMPR2_SMP0_Pos); // 84 cycles
25 // Step 5: Enable ADC
26 ADC1->CR2 |= ADC_CR2_ADON; // Turn on ADC
```

ADC Configuration and Usage Example Write C code to configure and use ADC1 to read from channel 5 with 12-bit resolution in single conversion mode. The code should:

1. Wait until ADC1 conversion has completed
2. Set an 8-bit variable (var2) to 0xFF if there was a loss of data on ADC2, otherwise reset that variable to 0
3. Set ADC3 resolution to 10-bit

Use register addresses from the provided documentation.

Solution:

First, let's define the relevant register addresses:

```
1 // ADC1 registers
2 #define ADC1_SR      (*((volatile uint32_t*)(0x40012000))) // Status register
3 #define ADC1_CR1     (*((volatile uint32_t*)(0x40012004))) // Control register 1
4 #define ADC1_CR2     (*((volatile uint32_t*)(0x40012008))) // Control register 2
5 #define ADC1_DR      (*((volatile uint32_t*)(0x4001204C))) // Data register
6 // ADC2 registers
7 #define ADC2_SR      (*((volatile uint32_t*)(0x40012100))) // Status register
8 // ADC3 registers
9 #define ADC3_CR1     (*((volatile uint32_t*)(0x40012204))) // Control register 1
10 // Bit positions
11 #define ADC_SR_EOC   (1 << 1) // End of conversion flag
12 #define ADC_SR_OVR   (1 << 5) // Overrun flag
13 #define ADC_CR1_RES_MASK (3 << 24) // Resolution mask
14 #define ADC_CR1_RES_10BIT (1 << 24) // 10-bit resolution
```

Now, let's solve each part of the problem:

1. **Wait until ADC1 conversion has completed** → wait for the EOC flag in ADC1_SR (Bit 1)

```
1 // Wait for end of conversion flag
2 while (!(ADC1_SR & ADC_SR_EOC)) {
3     // Empty loop, wait until EOC is set
4 }
```

2. **Check for overrun on ADC2 and set var2 accordingly** → check the OVR flag in ADC2_SR (Bit 5)

```
1 uint8_t var2;
2 if (ADC2_SR & ADC_SR_OVR) {
3     var2 = 0xFF; // Overrun occurred
4 } else {
5     var2 = 0x00; // No overrun
6 }
```

3. **Set ADC3 resolution to 10-bit** → clear the RES bits in ADC3_CR1 and set to 10-bit

```
1 ADC3_CR1 &= ~ADC_CR1_RES_MASK; // Clear bits
2 ADC3_CR1 |= ADC_CR1_RES_10BIT; // Set 10-bit resolution
```

ADC Configuration Exercise

Configure ADC1 to measure an analog voltage on pin PA5, with 12-bit resolution. Convert the result to a voltage between 0-3.3V.

1. Configure PA5 as an analog input
2. Configure ADC1 for 12-bit resolution, single conversion, single channel
3. Set appropriate sampling time
4. Perform conversion and convert result to voltage

```
1 // Configure PA5 as analog input
2 RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN; // Enable GPIOA clock
3 RCC->APB2ENR |= RCC_PPB2ENR_ADC1EN; // Enable ADC1 clock
4 GPIOA->MODER |= GPIO_MODE_MODER5; // Set PA5 to analog mode (0b11)
5
6 // Configure ADC1
7 ADC1->CR1 &= ~ADC_CR1_RES; // 12-bit resolution (default)
8 ADC1->CR2 &= ~ADC_CR2_CONT; // Single conversion mode
9 ADC1->CR2 &= ~ADC_CR2_ALIGN; // Right alignment
10
11 // Configure for channel 5 (PA5)
12 ADC1->SQR1 &= ~ADC_SQR1_L; // 1 conversion in sequence
13 ADC1->SQR3 &= ~ADC_SQR3_SQ1; // Clear channel selection
14 ADC1->SQR3 |= (5 << ADC_SQR3_SQ1_Pos); // Channel 5 as first conversion
15
16 // Set sampling time (84 cycles)
17 ADC1->SMPR2 &= ~ADC_SMPR2_SMP5;
18 ADC1->SMPR2 |= (4 << ADC_SMPR2_SMP5_Pos);
19
20 // Enable ADC
21 ADC1->CR2 |= ADC_CR2_ADON;
22
23 // Function to read ADC and convert to voltage
24 float ReadVoltage(void) {
25     // Start conversion
26     ADC1->CR2 |= ADC_CR2_SWSTART;
27
28     // Wait for conversion to complete
29     while (!(ADC1->SR & ADC_SR_EOC)) { }
30
31     // Read ADC value
32     uint16_t adcValue = ADC1->DR;
33
34     // Convert to voltage (0-3.3V)
35     float voltage = (float)adcValue * 3.3f / 4095.0f;
36
37     return voltage;
38 }
```

Multi-Channel ADC Configuration

Configure scan mode

Enable scan mode to convert multiple channels.

Set up channel sequence

Configure the sequence and number of channels.

Process results

Read results for each channel in sequence.

```

1 // Configure ADC for multi-channel scanning (channels 0, 1, and 4)
2
3 // Enable scan mode
4 ADC1->CR1 |= ADC_CRI_SCAN;
5
6 // Set number of conversions in sequence (3)
7 ADC1->SQR1 &= ~ADC_SQR1_L;
8 ADC1->SQR1 |= (2 << ADC_SQR1_L_Pos); // L = 2 means 3 conversions
9
10 // Set channel sequence
11 ADC1->SQR3 = 0; // Clear all
12 ADC1->SQR3 |= (0 << ADC_SQR3_SQ1_Pos); // CH0 as 1st conversion
13 ADC1->SQR3 |= (1 << ADC_SQR3_SQ2_Pos); // CH1 as 2nd conversion
14 ADC1->SQR3 |= (4 << ADC_SQR3_SQ3_Pos); // CH4 as 3rd conversion
15
16 // Set sampling times for each channel
17 ADC1->SMPR2 &= ~(ADC_SMPR2_SMPO | ADC_SMPR2_SMP1 | ADC_SMPR2_SMP4);
18 ADC1->SMPR2 |= (4 << ADC_SMPR2_SMPO_Pos); // 84 cycles for CH0
19 ADC1->SMPR2 |= (4 << ADC_SMPR2_SMP1_Pos); // 84 cycles for CH1
20 ADC1->SMPR2 |= (4 << ADC_SMPR2_SMP4_Pos); // 84 cycles for CH4

```

Programming ADC Example for PF8

```

hal_rcc_set_peripheral(PER_GPIOF, ENABLE); // enable GPIO
hal_rcc_set_peripheral(PER_ADC3, ENABLE); // enable ADC3

GPIOF->MODER |= (0x3 << 16); // analog pin conf on PF8
ADCCOM->CCR = (0x3 << 16); // ADC prescaler 8

ADC3->CR1 = 0x0; // 12 bit resolution, no scan
ADC3->CR2 = 0x1; // single conv., enable ADC, right align

ADC3->SMPR1 = 0x0;
ADC3->SMPR2 = (0x2 << (3*6)); // sample time = 28 cycles (= binary code 010) for channel 6
// The sample times of all other channels are set to 3 cycles (= binary
// code 000), but since these channels are unused, this does not matter

ADC3->SQR1 = 0x0;
ADC3->SQR2 = 0x0;
ADC3->SQR3 = 0x6; // L = '0000' -> sequence length: 1
// ch6 is first in sequence

while (1) {
    ADC3->CR2 |= (0x1 << 30); // start conversion
    while (!(ADC3->SR & 0x2)); // wait while conversion not finished
    CT_SEG7->BIN.HWORD = ADC3->DR; // show on 7-segment display
}

```




What is the max. achievable sampling rate with these settings and APB2 clock = 42 MHz?

DAC (Digital-to-Analog Converter)

DAC Overview

Converts N-bit digital input to analog voltage level


- E.g. music from your MP3 player is read and converted back to sound
- A series of different values in the digital domain leads to a series of steps in the analog domain. The result is a dynamic output signal
 - "Play-back" time depends on time between conversions (sampling interval)



DAC Characteristics

Reference voltage V_{REF}

- Accurate reference voltage (from internal or external source)
- Needed to relate digital value to a voltage





Output signal V_{out}

- Analog output
 - Unipolar (only positive)
 - Bipolar (positive or negative)
- Conversion yields approximation of digital signal

$$V_{out} = (\text{digital value}) * V_{REF} / (2^N)$$

Example Flash DAC


- Network of resistors (of same value) creates 2^N voltage levels
- N-bit digital input decoded into 2^N values (S0 ... Sx)
 - Select single voltage level as DAC output



Memory

SEP Handouts: 06A_FMC_Decoding and 06B_Datasheet_SRAM

Semiconductor Memory Classifications




Memory Organization

- arrays of bit cells
- **Array Size:** $n \times m$ (n words with m data bits)
- **Address Lines:** k bits can address 2^k words
- **Data Lines:** Width of data bus (8, 16, 32 bits)
- **Control Lines:** Enable read/write operations

Hard Disk Storage Units

- SI (metric) prefixes
- Kilo (k) = 1000 bytes
- Mega (M) = 1000 KiB = 1'000'000 bytes
- Giga (G) = 1000 MiB = 1'000'000'000 bytes
- Tera (T) = 1000 GiB = 1'000'000'000'000 bytes

Memory Architecture





Bit cell: stores '0' or '1'

PROM, EEPROM, and Flash Memory

PROM (Programmable Read-Only Memory)

- One-time programmable memory
- Programming involves physically altering the circuit (e.g., blowing fuses)
- Once programmed, contents cannot be changed
- Used for permanent storage of code or data

$n = \text{number of word lines}$
 $m = \text{number of bit lines}$



Note: Programming logic omitted for simplification.

Making PROMs Reprogrammable

'Floating Gate' transistor: Replace fusing by reprogrammable 'Floating Gate'



Write cell to '0' → ON

- High voltage (Up) deposits charge on the floating gate (isolated by SiO₂)
- Transistor ON (conducting) if control gate equal '1'

Erase cell to '1' → OFF

- Discharge floating gate (with negative Up)
- Transistor is OFF, i.e. blocking independent of value on the control gate

Use Floating Gates instead of Fusible Transistors



EEPROM (Electrically Erasable PROM)

- High cell area → low density, high cost per bit
- Uses floating-gate transistors to store data
- Can be electrically programmed and erased
- Byte-level erase and write operations
- Limited write cycles (typically 100,000 to 1,000,000)
- Slower and more expensive than SRAM
- Used for storing configuration data or parameters

Flash Memory


Erasing can only be done for blocks, not individual bytes → small cell area, higher density than EEPROM, low cost per bit

- Based on floating-gate transistor technology (like EEPROM)
- Higher density and lower cost per bit than EEPROM
- Block-wise erase operations (not byte-level)
- Write operations can only change bits from '1' to '0'
- Erase operations reset all bits in a block to '1'
- Limited write/erase cycles (typically 10,000 to 100,000)
- Used for code storage and mass data storage

Flash Memory Operations

Write Operations (Programming)

- Can only change bits from '1' to '0'
 - Otherwise, an erase operation is required
- Word, half-word or byte access possible
- Access time: Writing a double word ~16 us
 - I.e. around 1000 times slower than SRAM



Erase Operations

- Change all bits from '0' to '1'
 - Only possible by sector or by bank**, not on a word
- Erase of a 128 Kbytes sector takes between 1 and 2 seconds ¹⁾
- Endurance: 10'000 erase cycles ²⁾
- Sector may not be accessed (write or read) during erase
 - I.e. execute program from another sector or from SRAM during erase

1) Depending on supply voltage and configuration parameters

2) Value from STM32F429ZI datasheet

NOR vs. NAND Flash

NOR Flash:

- Random access (like RAM)
- Execute-in-place capability (XIP)
- Fast read access
- Slow write and erase operations
- Lower density
- Used for code storage and execution

NAND Flash:

- Page-based access (not random)
- Cannot execute code directly
- Slow random read access
- Fast sequential read and write
- Higher density
- Used for mass storage (SSDs, memory cards)

	NOR Flash	NAND Flash
Topology		
Applications	<ul style="list-style-type: none"> Execute code directly from memory Persistent device configurations (replacement of EEPROM) 	<ul style="list-style-type: none"> File-based IO, disks Large amounts of sequential data (images, SD cards, SSD) Load programs into RAM before executing
Density	<ul style="list-style-type: none"> Medium Up to 2 GBit = 256 MByte 	<ul style="list-style-type: none"> High Up to 1 Tbit = 128 GByte
Interface	<ul style="list-style-type: none"> Read same as asynchronous SRAM Types with serial interface (SPI) available 	<ul style="list-style-type: none"> Special NAND flash interface Error correction for defective blocks
Access	<ul style="list-style-type: none"> Random access read ~0.12 µs Writing individual bytes possible Slow writes ~180 µs / 32 Byte 	<ul style="list-style-type: none"> Slow random access <ul style="list-style-type: none"> read: 1. Byte 25 µs, then 0.03 µs each Writing of individual bytes difficult Fast block write ~300 µs / 2'112 Bytes

NOR vs. NAND Flash Applications NOR Flash - Anwendungen:

- Mikrocontroller-Firmware (direkte Ausführung)
- BIOS/UEFI Code
- Embedded Systems mit wenig RAM

NAND Flash - Anwendungen:

- Solid State Drives (SSDs)
- SD-Karten, USB-Sticks
- Smartphones (App-Speicher)

Wichtiger Unterschied: NOR ermöglicht wahlfreie Zugriffe wie RAM, während NAND blockweise gelesen werden muss und eine spezielle Controller-Logik benötigt.

Bei der Speicher-Auswahl ist das Anwendungsprofil entscheidend: NOR Flash für direkten Code-Zugriff, NAND Flash für große Datenmengen, SRAM für schnelle Zwischenspeicherung, DRAM für große Arbeitsspeicher mit hoher Dichte.

SRAM (Static RAM)

SRAM Structure and Characteristics

- Uses flip-flop circuit for each bit (typically 6 transistors)
- Maintains data as long as power is supplied
- No refresh required (unlike DRAM)
- Fast access times (a few nanoseconds)
- Low power consumption in standby mode
- Higher cost and lower density than DRAM
- Used for cache memory and high-speed buffers


SRAM Operations

Read Operation:

- Word line is activated
- Access transistors connect cell to bit lines
- Sense amplifiers detect voltage difference on bit lines
- Data is read from bit lines

SRAM Write Operation

Writing a Row (Word)




SRAM Cell

- Cross-coupled inverters forming a latch to store one bit
- 2 access transistors to connect cell to bit lines
- Word line to enable/disable access to the cell
- High state ('1') and low state ('0') stable as long as power is maintained



Write Operation:

- Word line is activated
- Access transistors connect cell to bit lines
- Write drivers force bit lines to desired values
- Cell state changes to match bit line values



SRAM Read Operation

Reading a Row (Word)



Asynchronous SRAM Interface

Asynchronous SRAM devices typically have these control signals:

- CS (Chip Select): Enables the memory device (active low)
- OE (Output Enable): Enables data output during read (active low)
- WE (Write Enable): Indicates write operation (active low)
- Address Lines: Select memory location
- Data Lines: Bidirectional lines for data transfer
- No clock input

Alternatively, the control logic can be represented with a truth table

CS	OE	WE	I/O	Function
L	L	H	DATA OUT	Read Data
L	X	L	DATA IN	Write Data
L	H	H	HIGH-Z	Outputs Disabled
H	X	X	HIGH-Z	Deselected

Some memory vendors call the signal \overline{CE} (chip enable) instead of CS


SDRAM (Synchronous DRAM)

SDRAM Structure and Characteristics

- Uses a capacitor and one transistor for each bit
- Requires periodic refresh to maintain data (capacitor leakage)
- Synchronous interface (clocked)
- Row and column addressing (multiplexed address bus)
- Higher density and lower cost than SRAM
- Higher power consumption due to refresh
- Used for main memory in computers and embedded systems

SDRAM Structure

- Row and column addresses multiplexed



Organization e.g. 512 x 8-bit
storage matrix
row address
column address
data


64 bit per row (8 x 8 bit)
64 rows
row address $A_5 \dots A_0$ selects one out of 64 rows
column address $A_2 \dots A_0$ selects one out of eight 8-bit groups in a row

buffer: stores content of a complete row
acts as a cache

SDRAM Operation

- Refresh:** Periodic read and rewrite of all memory cells
- Row Activation:** Opening a row copies data to row buffer
- Column Access:** Selecting specific bytes from row buffer
- Precharge:** Preparing a bank for next row activation
- Burst Mode:** Sequential access to multiple columns

SDRAM Timing



RAS low: Master places the 6-bit row address on lines A[5:0]

CAS low: Master places the 3-bit column address on lines A[2:0], lines A[5:3] are unused

SRAM vs. SDRAM Comparison

Feature	SRAM	SDRAM
Cell Structure	6 transistors (flip-flop)	1 transistor + 1 capacitor
Refresh	Not required	Required (periodic)
Density	Lower	Higher
Cost per bit	Higher	Lower
Access Time	Faster, uniform	Variable (row hit vs. miss)
Interface	Often asynchronous	Synchronous (clocked)
Power Consumption	Lower static power	Higher due to refresh
Applications	Cache, high-speed buffer	Main memory

Static RAM (SRAM)	Synchronous Dynamic RAM (SDRAM)
Flip-flop/latch → 4 Transistors / 2 resistors	Transistor and capacitor
Large cell • Low density, high cost • Up to 64 Mb per device	Small cell • High density, low cost • Up to 4 Gb per device
Almost no static power consumption • Static i.e. no accesses taking place	Leakage currents • Requires periodic refresh
Asynchronous interface (no clock) • Simple connection to bus	Synchronous interface (clocked) • Requires dedicated SDRAM Controller
All accesses take roughly the same time • ~5ns per access → 200 MHz • Suitable for distributed accesses	Long latency for first access of a block • Fast access for blocks of data (bursts) • Large overhead for single byte

Memory Technology Comparison

SRAM vs. SDRAM Unterschiede

Speichertyp

- SRAM: Statisch (Flip-Flop basiert)
- SDRAM: Dynamisch (Kondensator basiert)

Refresh-Verhalten

- SRAM: Stores data as long as power is applied, without requiring refresh.
- SDRAM: Stores data as charge in a capacitor that leaks over time. Requires periodic refresh to maintain data integrity.

Schnittstelle

- SRAM: Asynchron (NWE, NOE Signale)
- SDRAM: Synchron (RAS, CAS Signale, getaktet)

Zugriffszeit und Timing

- SRAM: Provides fast random access with consistent timing for all accesses (~5ns). All operations take roughly the same time.
- SDRAM: Synchronous interface with clock. Has higher latency for first access in a row (~60ns), but very fast subsequent access within same row. Optimized for burst transfers.

Speicherdichte und Kosten

- SRAM: Low density due to large cell size (6 transistors). Higher cost per bit. Typically limited to 64Mb per device.
- SDRAM: High density due to small cell size (1 transistor + 1 capacitor). Lower cost per bit. Can reach 4Gb or more per device.

Typical applications:

- SRAM: CPU cache memory, small buffer memory, applications requiring fast random access.
- SDRAM: Main system memory, large buffers, applications requiring high capacity with reasonable access speed.

OE-Pin Funktion bei SRAM: Kontrolliert, ob das Memory Daten auf den Bus treibt oder ob sich die Ausgangstreiber im Floating-Zustand befinden.

DRAM-Eigenschaften bewerten

Speicherzelle

- ✓ Kondensator + Transistor (nicht RS Flip-Flop)
- ✓ Sehr kleine Zelle → hohe Dichte

Zugriffsmuster

- ✓ Hohe Latenz für einzelne Zugriffe
- ✓ Optimiert für Blockzugriffe (Burst)

Refresh und Leistung

- ✓ Periodischer Refresh wegen Leckströmen
- ✓ Volatiler Speicher
- ✗ Kein niedriger Leistungsverbrauch (Refresh erforderlich)

Kosten

- ✗ Niedriger Preis pro Speicherzelle (nicht hoch)

Comparing Memory Technologies

Identify memory characteristics -

- Volatility:** Whether memory loses contents when power is removed
 - Volatile:* SRAM, DRAM/SDRAM
 - Non-volatile:* PROM, EEPROM, Flash, NV-RAM
- Storage mechanism:** How bits are physically stored
 - SRAM:* Flip-flop-based cells (6 transistors)
 - DRAM:* Capacitor-based cells (1 transistor + 1 capacitor)
 - Flash:* Floating-gate transistors
- Access method:** How data is accessed
 - Random access:* Any location accessed in the same time (SRAM, NOR Flash)
 - Block access:* Efficient for large blocks (NAND Flash)
 - Sequential access:* Fast for sequential data (SDRAM with burst mode)

Compare memory performance metrics -

- Access time:** Time to read/write data
 - SRAM: 2-10ns
 - SDRAM: 60ns+ for first access, then fast for burst
 - NOR Flash: 120ns read
 - NAND Flash: Slow random access (25μs first byte)
- Density:** Storage capacity per unit area
 - SRAM: Low (large cells, expensive)
 - DRAM: High (small cells, inexpensive)
 - NAND Flash: Very high (highest density, lowest cost per bit)
- Power consumption:** Energy required for operation
 - SRAM: Low static power (no refresh needed)
 - DRAM: Higher (requires refresh)
 - Flash: Very low when not being written/erased

Analyze application suitability -

- SRAM:** Cache memory, small temporary storage
- DRAM/SDRAM:** Main memory, large temporary storage
- NOR Flash:** Program code storage, direct execution
- NAND Flash:** Mass storage, data logging, SSD drives

NOR vs. NAND Flash Vergleich

NOR Flash -

- ✓ Direkter Code-Execution (XIP - Execute in Place)
- ✓ Wahlfreie Byte-Zugriffe
- ✓ SRAM-kompatible Schnittstelle
- ✓ Bits einzeln auf '0' schreibbar
- ✓ Für Programmcode und persistente Daten
- ✗ Nicht für große Datenblöcke optimiert

NAND Flash -

- ✓ Effizient für große Datenblöcke
- ✓ Hohe Schreibgeschwindigkeit für Blöcke
- ✓ Spezielle Schnittstelle (nicht SRAM-kompatibel)
- ✓ Hohe Latenz für ersten Zugriff
- ✓ Für SSDs verwendet
- ✗ Code muss ins RAM geladen werden
- ✗ Keine wahlfreien Byte-Zugriffe

Gemeinsame Eigenschaften -

- ✓ Floating Gate Technologie
- ✓ Nur sektorweises Löschen auf '1'
- ✗ Bits können nicht einzeln auf '1' geschrieben werden

STM32F4 On-Chip Memory

STM32F4 Memory Architecture

The STM32F429ZI microcontroller includes:

Flash Memory: 2 MB (program storage)

- NOR topology with execute-in-place capability
- Divided into sectors of varying sizes (16KB to 128KB)
- Organized in two banks for read-while-write operations
- Non-volatile storage (retains data without power)
- Store code and persistent data


SRAM: 256 KB total

- SRAM1: 112 KB
- SRAM2: 16 KB
- SRAM3: 64 KB
- CCM (Core Coupled Memory): 64 KB (accessible only by CPU)
 - Fast access, low latency


STM32F4 Flash Characteristics

- Write Operations:** Can only change bits from '1' to '0'
- Erase Operations:** Resets all bits in a sector to '1'
- Programming Time:** Around 16μs per double word
- Erase Time:** 1-2 seconds for a 128KB sector
- Endurance:** 10,000 erase cycles
- Access Time:** Higher latency than SRAM (requires up to 8 wait states on on-chip bus)
- Pre-Fetch Queue:** ST uses 128-bit buffer with pre-fetch queue, reduces performance penalty when executing sequential instructions

SRAM on-chip memory



Flash on-chip memory



Flash is partitioned into sectors

- Sectors can only be erased as a whole
- Writing through control registers - no direct memory write access

STM32F429ZI	Sector 0	0x0800'0000 – 0x0800'3FFF	16 Kbytes
	Bank 1	Bank 2	total 2 Mbytes
Bank 1	Sector 1	0x0800'4000 – 0x0800'7FFF	16 Kbytes
	Sector 2	0x0800'8000 – 0x0800'BFFF	16 Kbytes
	Sector 3	0x0800'C000 – 0x0800'FFFF	16 Kbytes
	Sector 4	0x0801'0000 – 0x0801'FFFF	64 Kbytes
	Sector 5	0x0802'0000 – 0x0803'FFFF	128 Kbytes

	Sector 11	0x080E'0000 – 0x080F'FFFF	128 Kbytes
	Sector 12	0x0810'0000 – 0x0810'3FFF	16 Kbytes
	Sector 13	0x0810'4000 – 0x0810'7FFF	16 Kbytes
	Sector 14	0x0810'8000 – 0x0810'BFFF	16 Kbytes
	Sector 15	0x0810'C000 – 0x0810'FFFF	16 Kbytes
Bank 2	Sector 16	0x0811'0000 – 0x0811'FFFF	64 Kbytes
	Sector 17	0x0812'0000 – 0x0813'FFFF	128 Kbytes

	Sector 23	0x081E'0000 – 0x081F'FFFF	128 Kbytes

External Memory (off-chip)

Flexible Memory Controller (FMC)


- Interface between on-chip system bus and external memory devices
- Support for different memory types:
 - SRAM, NOR Flash, PSRAM
 - NAND Flash
 - SDRAM
- Configurable bus width (8, 16, or 32 bits)
- Programmable timing parameters
- Memory banking with up to 6 banks

FMC Signals


Key FMC signals for external SRAM/NOR flash:

- **A[25:0]**: Address bus → OUT
- **D[31:0]**: Data bus (bidirectional) → OUT/IN
- **NE[4:1]**: Chip enable signals (active low) → OUT
- **NOE**: Output enable (active low) → OUT
- **NWE**: Write enable (active low) → OUT
- **NBL[3:0]**: Byte lane enables (active low)

Connecting an external 8-bit asynchronous SRAM device



External Memory Access



Write Operations:

- CPU write stored in FMC FIFO buffer
- System bus released for other access
- FMC completes external write(s)


Read Operations:

- System bus must wait until all external reads complete
 - Multiple external cycles for narrow memory widths
- Accessing external memory with different bus widths:
- **32-bit CPU Access to 32-bit Memory:** 1 external bus cycle
 - **32-bit CPU Access to 16-bit Memory:** 2 external bus cycles
 - **32-bit CPU Access to 8-bit Memory:** 4 external bus cycles


FMC Write Operation

Writing a 32-bit Word from System Bus (32 Data Lines)



- to a 32-bit wide external memory (32 data lines)



- to a 16-bit wide external memory (16 data lines)




- to an 8-bit wide external memory (8 data lines)




FMC Read Operation

Reading a 32-bit Word from



- a 32-bit wide external memory (32 data lines)



- a 16-bit wide external memory (16 data lines)




- an 8-bit wide external memory (8 data lines)



External Memory Configuration

Memory Banks



Alternative view in SEP Handout (FMC Decoding)

Connecting External Memory to STM32

Identify external memory type and requirements

- Determine memory interface type (asynchronous SRAM, NOR Flash, NAND Flash, SDRAM)
- Identify memory capacity and organization (width x depth)
- Note timing requirements from datasheet

Configure FMC (Flexible Memory Controller)

- Enable FMC clock in RCC registers
- Configure memory bank registers based on memory type:
 - Bank 1-4: SRAM/NOR/PSRAM (BCRx and BTRx registers)
 - Bank 5-6: SDRAM (SDCR and SDTR registers)
- Set data bus width (8/16/32 bits)
- Configure timing parameters:
 - ADDSET: Address setup time
 - DATAST: Data setup time
 - BUSTURN: Bus turnaround time

Configure GPIO pins for FMC

- Enable GPIO clocks in RCC registers
- Configure GPIO pins for alternate function (FMC)
- Set GPIO speed, typically high or very high

Understand memory mapping

- Know the address ranges for each FMC bank:
 - Bank 1: 0x6000 0000 - 0xFFFF FFFF
 - Bank 2: 0x7000 0000 - 0x7FFF FFFF
 - Bank 3: 0x8000 0000 - 0x8FFF FFFF
 - Bank 4: 0x9000 0000 - 0x9FFF FFFF
 - SDRAM Bank 1: 0xC000 0000 - 0xCFFF FFFF
 - SDRAM Bank 2: 0xD000 0000 - 0xDFFF FFFF
- Understand chip select logic (NE1-NE4)
- Account for memory width in address calculations

Connecting Asynchronous SRAM to STM32F4

Connecting Asynchronous SRAM to STM32F4

Step 1: Configure GPIO pins

Set the GPIO pins for FMC signals to alternate function mode.

Step 2: Configure FMC timing

Set appropriate timing parameters (ADDSET, DATAST) based on memory datasheet.

Step 3: Configure FMC bank

Set the memory type, data width, and other parameters.

Step 4: Enable FMC

Enable the FMC peripheral.

```

1 // Configure external SRAM (16-bit) on FMC bank 1
2
3 // Step 1: Configure GPIO pins for FMC
4 // Enable GPIO clocks
5 RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN | RCC_AHB1ENR_GPIOEEN |
6 //           RCC_AHB1ENR_GPIOFEN | RCC_AHB1ENR_GPIOGEN;
7
8 // Configure GPIO pins (example for some pins)
9 // Set alternate function mode (0x2)
10 GPIOD->MODER |= 0x55555555; // All pins to alternate function
11 GPIOE->MODER |= 0x55555555;
12 // Set to AF12 (FMC)
13 GPIOD->AFR[0] = 0xCCCCCCCC;
14 GPIOD->AFR[1] = 0xCCCCCCCC;
15 GPIOE->AFR[0] = 0xCCCCCCCC;
16 GPIOE->AFR[1] = 0xCCCCCCCC;
17
18 // Step 2: Enable FMC clock
19 RCC->AHB3ENR |= RCC_AHB3ENR_FMCEN;
20
21 // Step 3: Configure FMC bank 1 for SRAM
22 // Set timing for SRAM (example values)
23 FMC_Bank1->BTCR[0] =
24   FMC_BCR1_MBKEN | // Memory bank enable
25   FMC_BCR1_MTYP_0 | // Memory type SRAM
26   FMC_BCR1_MWID_0 | // 16-bit data bus
27   FMC_BCR1_WREN; // Write enable
28
29 // Set timing (ADDSET=1, DATAST=2)
30 FMC_Bank1->BTCR[1] =
31   (1 << FMC_BTR1_ADDSET_Pos) |
32   (2 << FMC_BTR1_DATAST_Pos);

```

Connecting Asynchronous SRAM to STM32F4


FMC – SRAM (Bank 1)

- Select one out of four SRAM devices
 - Address bits 27:26 → Encoded in signals NE[4:1]

A[27:26]	Enable	Memory Device
00	NE[1]	SRAM 1
01	NE[2]	SRAM 2
10	NE[3]	SRAM 3
11	NE[4]	SRAM 4


- Data bus configured in control registers

- Example
 - SRAM1 as 32-bit → D[31:0]
 - SRAM2 as 8-bit → D[7:0] only
 - SRAM3 as 16-bit → D[15:0] only
 - SRAM4 as 32-bit → D[31:0]




Timing on external bus as seen from the microcontroller

Read Access



Write Access



HCLK is the clock period of the CPU and the internal data bus

FMC Configuration for Asynchronous SRAM

Table 291. FMC register map

Offset	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00	FMC_BCR1																																
0x08	FMC_BCR2																																
0x10	FMC_BCR3																																
0x18	FMC_BCR4																																
0x04	FMC_BTR1	Res.	ACCM OD	ACCM OD	DATLAT	CLKDIV	BUSTURN																										
0x0C	FMC_BTR2	Res.	ACCM OD	ACCM OD	DATLAT	CLKDIV	BUSTURN																										
0x14	FMC_BTR3	Res.	ACCM OD	ACCM OD	DATLAT	CLKDIV	BUSTURN																										
0x1C	FMC_BTR4	Res.	ACCM OD	ACCM OD	DATLAT	CLKDIV	BUSTURN																										


00	8 bits
01	16 bits
10	32 bits
11	reserved

Use between 1 and 255 HCLK cycles during data phase.

Use between 1 and 15 HCLK cycles during address phase

Different Data Bus Widths

FMC Signals for SRAMs



Prefix 'N' → active-low signal

FMC signal name	I/O	Function
A[25:0]	OUT	Address bus
D[31:0]	INOUT	Data bidirectional bus
NE[4:1]	OUT	Four enable lines ¹⁾
NOE	OUT	Output enable
NWE	OUT	Write enable
NBL[3:0]	OUT	Byte enable

see "Synchronous Bus" in slide set "Microcontroller Basics"

Write accesses: NBL[3:0] indicate which bytes shall be updated (see lab)

Example 32-bit data bus D[31:0]

- Word access → all four bytes NBL[3:0] = 0000b
- Half-word access → two out of four bytes e.g. NBL[3:0] = 0011b
- Byte access → one out of four bytes e.g. NBL[3:0] = 1011b

Memory Access and Address Decomposition

Analyzing Memory Access Patterns

Determine memory access type

- Identify memory type and organization (width × depth)
- Determine CPU data bus width (typically 32-bit for Cortex-M)
- Identify the size of the access (byte, half-word, word)

Memory address decomposition

- Identify bank select bits from address (typically bits 27:26)
 - 00: Bank 1, 01: Bank 2, 10: Bank 3, 11: Bank 4
- Identify chip enable from bank and address
 - Within each bank, specific regions activate NE1-NE4
- Determine memory location within the device (lower address bits)

Analyze byte enables for sub-word accesses

- For 32-bit data bus: NBL[3:0] controls which bytes are active
 - Word access (4 bytes): NBL[3:0] = 0000 (all active)
 - Half-word access (2 bytes): NBL[3:0] = 0011 or 1100
 - Byte access (1 byte): NBL[3:0] = 0111, 1011, 1101, or 1110
- For 16-bit data bus: NBL[1:0] controls which bytes are active
 - Half-word access (2 bytes): NBL[1:0] = 00 (both active)
 - Byte access (1 byte): NBL[1:0] = 01 or 10

Determine access pattern

- For 8-bit memory with 32-bit CPU: 4 accesses per word
- For 16-bit memory with 32-bit CPU: 2 accesses per word
- Account for address alignment:
 - Unaligned access may require additional memory cycles
 - Byte ordering (little-endian for ARM) affects access pattern


SRAM-Anbindung berechnen

Anzahl Adresspins

Für $x \times K \times y$ Bit SRAM: Adresspins = $\log_2(x \times K) = \log_2(x \times 1024)$

FMC-Signale zuordnen

- NE[x]: Chip Select (Bank-Auswahl)
- NOE: Output Enable
- NWE: Write Enable
- A[n:0]: Adressleitungen
- D[m:0]: Datenleitungen



Basisadresse + Anzahl Adressen

- Basisadresse: niedrigste Adresse des Bausteins
- Höchste Adresse: Basisadresse + Speichergröße - 1
- Beispiel 64K: $64K = 64 \times 1024 = 65536 = 0x10000$

Partial Address Decoding

- Nicht alle Adressleitungen werden dekodiert
- Führt zu mehreren gültigen Adressbereichen (Aliasing)
- Anzahl Bereiche = $2^{nicht_dekierte_Bits}$

Connecting Asynchronous SRAM to STM32F4

A 64K × 8-bit asynchronous SRAM chip needs to be connected to the FMC of an STM32F429 microcontroller. The address 0x6800'0000 should be the lowest address used to access the memory.

Answer:

- How many address pins does the memory need?
- Which FMC signals should be connected to the SRAM chip?
- At what address is the highest byte of the memory accessed?
- Explain why the same memory location can be accessed at multiple addresses.

1. Number of address pins:

- Memory size = 64K = 2^{16} bytes
- Need 16 address lines: ADDR[15:0]

2. FMC signals to connect:

- Address lines: A[15:0]
- Data lines: D[7:0] (8-bit data bus)
- Chip select: NE[3] (for Bank 3 based on address 0x6800'0000)
- Output Enable: NOE
- Write Enable: NWE

3. Highest memory address:

- Lowest address: 0x6800'0000
- Memory size: 64K = 0x10000 bytes
- Highest address: $0x6800'0000 + 0xFFFF = 0x6800'FFFF$

4. Multiple address access:

- This occurs due to partial address decoding
- Only address lines A[15:0] are connected to the memory chip
- Higher address bits A[25:16] are not decoded/connected
- Any address where A[27:26] = 01 (Bank 2) and A[15:0] match will access the same memory location
- Aliasing-Bereiche:** 0x68XX'0000, 0x69XX'0000, 0x6AXX'0000, 0x6BXX'0000
- The number of 64KB address blocks that map to the same memory is $2^{10} = 1024$ (from the 10 undecoded bits A[25:16])

Address Space Calculation for External Memory

Calculate the address range for an external 32K × 8-bit SRAM connected to FMC bank 3.

For an external SRAM connected to FMC bank 3:

- Base address of FMC bank 3 = 0x68000000
- Memory size = 32K bytes = 32,768 bytes = 0x8000 bytes

Therefore, the address range for this SRAM would be:

- Start address: 0x68000000
- End address: $0x68000000 + 0x8000 - 1 = 0x68007FFF$

Address range: 0x68000000 - 0x68007FFF

Note: Due to partial address decoding, this SRAM might also be accessible at other addresses within bank 3.

For example, it might also respond to addresses:


0x68008000 - 0x6800FFFF, 0x68010000 - 0x68017FFF, etc.

Memory Access and Address Decomposition A 16-bit wide asynchronous SRAM is connected to the FMC of an STM32F429 microcontroller. Analyze what happens when the CPU writes a single byte to address 0x6402'8F21:

Determine Memory Device


- Address 0x6402'8F21 begins with 0x64...
- From address bits [27:26] = 01, this is in Bank 2
- This activates NE2 (chip select 2)

External SRAM, Device 2 (NE2):




Determine Memory Location

- Only address bits [25:1] are passed to the SRAM device
- Bit [0] is used to select the high/low byte within a 16-bit word
- Memory location = 0x0014'7490** (shifted right by 1 bit and ignoring higher bits that aren't connected)



Determine Byte Line

- Address bit [0] = 1, so we're accessing the high byte in the 16-bit word
- For 16-bit memory: NBL[1:0] = 10 (high byte active)
- NBL[0] = 1 (not active), NBL[1] = 0 (active) → select high byte




Memory Access and Address Decomposition continued

Address Decomposition

Address 0x64028F21:

- Determine Memory Device → External SRAM, Device 2 (NE2)
- Determine Memory Location → 0 × 0014790
- Determine Byte Line → NBL[0] = 1, NBL[1] = 0, i.e., select high byte



Data to be written on high byte on data bus.

- 0x6402'8F21 decomposed:
 - Bits [31:28]: 0x6 (not used for decoding)
 - Bits [27:26]: 01 (Bank 2, activates NE2)
 - Bits [25:1]: Memory address within SRAM (0x0014'7490)
 - Bit [0]: 1 (select high byte)
- FMC signals during access:
 - NE2 = 0 (active)
 - A[24:0] = 0x0014'7490 (memory address)
 - NBL[1:0] = 10 (access high byte)
 - NWE = 0 (active, writing)
 - Data appears on D[15:8] (high byte)

Cache

Principle of Locality and Memory Hierarchy

Memory Hierarchy and Locality

Programs usually access small regions of memory in a given interval of time.

The memory hierarchy in computer systems is designed to exploit the principle of locality:

- **Spatial Locality:** If a memory location is accessed, nearby locations are likely to be accessed soon
 - Current data location is likely being close to next accessed location
 - Example: Sequential access to array elements
- **Temporal Locality:** If a memory location is accessed, it's likely to be accessed again soon
 - Current data location is likely being accessed again in near future
 - Example: Loop variables, frequently called functions

The memory hierarchy takes advantage of these patterns:

- Faster, smaller memories (cache) store recently/frequently accessed data
- Larger, slower memories (main memory, disk) store less frequently accessed data

Principle of Locality


```

1 for (int i = 0; i < N; i++) { // incremental access
2     a[i] = b[i];           // spatial locality
3 }
4
5 if (a[1234] == a[4321]) { // temporal locality
6     a[1234] = 0;          // access to same location again
7 }
```

Memory Hierarchy Levels

Typical memory hierarchy in a modern system:

- **CPU Registers:** Fastest, smallest (bytes)
- **L1 Cache:** Very fast, small (KB)
 - Often split into instruction and data caches (Harvard architecture)
- **L2 Cache:** Fast, medium size (hundreds of KB)
- **L3 Cache:** Moderately fast, larger (MB)
- **Main Memory (RAM):** Slower, much larger (GB)
- **Secondary Storage:** Very slow, huge (TB)



Situation:

- Processor: fast cycle time
- Fast DRAM: Single accesses have large overhead (slow), efficiently reads only in bursts
 - bridging the gap such that pipelining and the bursts are effective!

Goal:


- Access 'slower' main memory in bursts and maintain a fast cache memory for fast single accesses
- But: Data consistency must be carefully managed, such that both, cache and main memory have the same data

Cache Mechanics

Cache Levels

Typical Cache Architecture

Memory → larger, slower, cheaper



Cache Operation

A cache is a small, fast memory that stores copies of data from frequently used main memory locations:

- Main memory is divided into fixed-size blocks
- Cache holds copies of some memory blocks
- When CPU needs data:
 - **Cache Hit:** Data is in cache → fast access
 - **Cache Miss:** Data not in cache → fetched from main memory, then stored in cache for future access


Cache Terminology

Key terms in cache design:

- **Cache Line:** Basic unit of data transfer (typically 32-128 bytes)
- **Tag:** Part of address that identifies which memory block is stored
- **Valid Bit:** Indicates if the cache line contains valid data
- **Hit Rate:** Percentage of memory accesses found in cache
- **Miss Rate:** Percentage of memory accesses not found in cache
- **Hit Time:** Time to access data in cache
- **Miss Penalty:** Extra time required to fetch data from main memory

Memory Blocks

Address range is partitioned into memory blocks




All examples in this lecture use hypothetical 16-bit addresses and 4-byte memory blocks

Cache Organization

Memory Addressing for Cache


A memory address is typically divided into:

- **Tag:** Identifies which memory block is stored
- **Index:** Determines location in cache (for direct-mapped and set-associative)
- **Offset:** Identifies specific byte within the block



The size of each field depends on the cache organization.

Addressing



16-bit address			
Block	Address	Block identification bits	offset
Block 0	0x0000	0000 0000 0000 00	00
	0x0001	0000 0000 0000 01	01
	0x0002	0000 0000 0000 10	10
	0x0003	0000 0000 0000 11	11
Block 1	0x0004	0000 0000 0000 01	00
	0x0005	0000 0000 0000 01	01
	0x0006	0000 0000 0000 10	10
	0x0007	0000 0000 0000 01	11
...			
Block 2 ^k -1	0xFFFFC	1111 1111 1111 11	00
	0xFFFFD	1111 1111 1111 11	01
	0xFFFFE	1111 1111 1111 11	10
	0xFFFFF	1111 1111 1111 11	11

Organization	Fully associative	Direct mapped	N-way set associative
Number of sets	1	m	m/n
Associativity	$m (=n)$	1	n
Advantages	<ul style="list-style-type: none"> • Fast, flexible • Highest hit rates • Advanced replacement strategies 	<ul style="list-style-type: none"> • Simple logic • Replacement strategy defined by organization 	Combination of both other concepts to combine advantages and to compensate disadvantages
Disadvantages	<ul style="list-style-type: none"> • Complex logic: one comparator per line • Requires large area on silicon • Replacement can be complex 	<ul style="list-style-type: none"> • Lower hit rates 	

Fully Associative Cache


Any memory block can be stored in any cache line

- Address format: [Tag | Offset]
- Each cache line stores:
 - Valid bit (is data valid?)
 - Tag (which memory block)
 - Data (contents of memory block)
- On memory access, the tag is compared with all cache lines in parallel
- Highest flexibility, best hit rate
- Requires many comparators (one per cache line)
- Complex hardware: requires comparing tag with all cache lines


Block	Address	Block identification bits	offset
Block 1	0x0004	0000 0000 0000 01	00
	0x0005	0000 0000 0000 01	01
	0x0006	0000 0000 0000 01	10
	0x0007	0000 0000 0000 01	11



Tag contains complete block identification
Any cache line can load any block



Memory



- Direct Mapped Cache** Each memory block maps to exactly one cache line
- Mapping function: Line = Block mod m (where m is number of cache lines)
 - Address format: [Tag | Index | Offset]
 - The index directly selects which cache line to check
 - Only one tag comparison needed
 - Simple hardware but can suffer from conflict misses (resulting in lower hit rate)
 - Different memory blocks mapping to the same cache line


Each memory block is mapped to exactly one cache line

Multiple memory blocks mapped to the same line



Example: $m = 2^8 = 256$

m is the number of lines in cache

LineNr = BlockNr mod m



Block	Address	Block identification bits	offset
Block 1	0x0004	0000 0000 0000 01	00
	0x0005	0000 0000 0000 01	01
	0x0006	0000 0000 0000 01	10
	0x0007	0000 0000 0000 01	11



- N-Way Set Associative Cache** Cache is divided into sets, each containing N lines



- Memory block maps to a specific set, can go in any line within that set
- Mapping function: Set = Block mod s (where s is number of sets)
- $s \times n \times b$ data Bytes
- Address format: [Tag | Set Index | Offset]
- Set index selects which set to check
- Maximum index corresponds to number of sets
- N tag comparisons needed (one per line in set)
- Compromise between fully associative and direct mapped
 - More flexible than direct mapped
 - Less hardware than fully associative

Partition into sets


Example: $m=2^8$, $n = 2$

$s = m/n = 2^7 = 128$


SetNr = BlockNr mod s



Block	Address	Block identification bits	offset
Block 1	0x0004	0000 0000 0000 01	00
	0x0005	0000 0000 0000 01	01
	0x0006	0000 0000 0000 01	10
	0x0007	0000 0000 0000 01	11



Architecture



Example: $n = 2$
 $s = m/n$ number of sets
 n lines per set

Analyzing Cache Organization

Identify cache parameters

- Cache size: Total data storage capacity
- Block/line size: Size of each cache line (typically 16-128 bytes)
- Associativity: Number of ways ($n=1$ for direct mapped, $n=\text{cache size}/\text{block size}$ for fully associative)
- Number of sets: $s = \text{cache size} / (\text{block size} \times \text{associativity})$

Address decomposition

- Divide address into tag, index, and offset fields
- Offset bits = $\log_2(\text{block size})$
- Index bits = $\log_2(\text{number of sets})$
- Tag bits = address bits - (offset bits + index bits)

Determine cache organization

- **Direct mapped cache:**
 - One line per set (associativity = 1)
 - Number of sets = cache size / block size
 - Index field directly selects the cache line
- **Fully associative cache:**
 - One set with all lines (number of sets = 1)
 - No index field, only tag and offset
 - Requires comparison with all cache line tags
- **N-way set associative cache:**
 - N lines per set
 - Number of sets = cache size / ($N \times \text{block size}$)
 - Index field selects the set, tag comparison within the set

Map memory addresses to cache

- Calculate set number: $(\text{address} / \text{block size}) \bmod (\text{number of sets})$
- Calculate tag: $\text{address} / (\text{block size} \times \text{number of sets})$
- Calculate offset: $\text{address} \bmod \text{block size}$

Cache Organization Calculation

- For a 16KB cache with 64-byte lines, calculate address breakdown for:
- Direct mapped
 - 4-way set associative

Given:

- Cache size = 16KB = 16,384 bytes
- Line size = 64 bytes

Direct Mapped Cache

- Number of cache lines = Cache size / Line size = $16,384 / 64 = 256$ lines
- Index bits = $\log_2(256) = 8$ bits
- Offset bits = $\log_2(64) = 6$ bits
- For 32-bit address: Tag = $32 - 8 - 6 = 18$ bits

Address format: [18-bit Tag | 8-bit Index | 6-bit Offset]

4-Way Set Associative

- Number of sets = Cache size / (Line size × Associativity) = $16,384 / (64 \times 4) = 64$ sets
- Set index bits = $\log_2(64) = 6$ bits
- Offset bits = $\log_2(64) = 6$ bits
- For 32-bit address: Tag = $32 - 6 - 6 = 20$ bits

Address format: [20-bit Tag | 6-bit Set Index | 6-bit Offset]

Cache Organization Analysis

Consider a system with a 4 KiB direct-mapped cache with 16-byte cache lines. The system uses 32-bit byte addresses.

1. How many cache lines are there?
2. How many bits are needed for the tag, index, and offset?
3. For memory address 0x1234ABCD, determine the tag, index, and offset.
4. Which other addresses would map to the same cache line?

Number of cache lines

- Cache size = 4 KiB = 4096 bytes
- Line size = 16 bytes
- Number of lines = $4096 / 16 = 256$ lines

Address bit fields

- Offset bits = $\log_2(16) = 4$ bits (addresses byte within the line)
- Index bits = $\log_2(256) = 8$ bits (selects the cache line)
- Tag bits = $32 - (4 + 8) = 20$ bits (identifies which memory block is cached)

Address decomposition for 0x1234ABCD

- Convert to binary: 0001 0010 0011 0100 1010 1011 1100 1101
- Offset: last 4 bits = 1101 = 0xD
- Index: next 8 bits = 1011 1100 = 0xBC
- Tag: remaining 20 bits = 0001 0010 0011 0100 1010 = 0x1234A

Other addresses mapping to the same cache line

- Addresses with the same index (0xBC) but different tags would map to the same line
- General form: 0XXXXXBCY where:
 - XXXXX can be any value except 0x1234A (different tag)
 - BC is fixed (same index)
 - Y can be any value from 0 to F (different offset within the line)
- Examples: 0x0034ABCD, 0x5678ABC, 0x9ABCDBCE, etc.
- These addresses would cause cache conflicts if accessed in sequence

Cache Performance

Cache Miss Types Three fundamental types of cache misses:

- **Compulsory Misses (Cold Misses):**
 - First access to a block, must be fetched from memory
 - Unavoidable, regardless of cache size or organization
- **Capacity Misses:**
 - Cache too small to hold all blocks needed during program execution
 - Blocks evicted and later needed again
 - Can be reduced by increasing cache size
- **Conflict Misses:**
 - Multiple blocks map to same cache line/set
 - More common in direct mapped, less in set associative
 - Can be reduced by increasing associativity

Cache Performance Average memory access time (AMAT) can be calculated as:

$$AMAT = \text{Hit Time} + \text{Miss Rate} \times \text{Miss Penalty}$$

Average Memory Access Time (AMAT)

- Hit Time = 1 cycle
- Miss Penalty = 100 cycles
- Miss Rate = 3% (0.03)

$$AMAT = 1 + 0.03 \times 100 = 1 + 3 = 4 \text{ cycles}$$

Reducing miss rate from 3% to 1% changes AMAT to:

$$AMAT = 1 + 0.01 \times 100 = 1 + 1 = 2 \text{ cycles}$$

This is a 50% performance improvement!

Cache Size vs. Hit Rate

Increasing cache size improves hit rate:

- But with diminishing returns
- Larger cache may have longer hit time

Increasing associativity improves hit rate:

- Greatest benefit from direct-mapped to 2-way
- Diminishing returns beyond 4-way or 8-way
- Higher associativity increases complexity and hit time

Increasing block size improves spatial locality exploitation:

- But increases miss penalty
- Very large blocks may cause pollution

Cache Performance Calculation

Consider a system with the following cache parameters:

- Cache access time: 1 processor cycle
 - Main memory access time: 100 processor cycles
 - Miss rate for cache configuration A: 3%
 - Miss rate for cache configuration B: 1%
1. Calculate the average memory access time (AMAT) for both configurations
 2. If configuration B has twice the associativity of A, explain why the miss rate improved
 3. If the program executes 1 million memory accesses, how many cycles are saved by using configuration B instead of A?

1. Calculate AMAT for both configurations:

$$\bullet \text{ AMAT} = \text{Hit time} + (\text{Miss rate} \times \text{Miss penalty})$$

- For configuration A:

$$\quad \text{– } AMAT_A = 1 \text{ cycle} + (0.03 \times 100 \text{ cycles}) = 1 + 3 = 4 \text{ cycles}$$

- For configuration B:

$$\quad \text{– } AMAT_B = 1 \text{ cycle} + (0.01 \times 100 \text{ cycles}) = 1 + 1 = 2 \text{ cycles}$$

2. Effect of increased associativity:

- Higher associativity reduces conflict misses
- In configuration A (lower associativity), more memory blocks map to the same cache set
- With configuration B (doubled associativity), each set can hold twice as many blocks
- This reduces the chance of having to evict a useful block due to set conflicts
- The improved miss rate (from 3% to 1%) is primarily due to the reduction in conflict misses
- Note that capacity misses and compulsory misses would remain the same

3. Cycles saved:

$$\bullet \text{ Total accesses} = 1,000,000$$

$$\bullet \text{ Cycles for configuration A} = 1,000,000 \times 4 = 4,000,000 \text{ cycles}$$

$$\bullet \text{ Cycles for configuration B} = 1,000,000 \times 2 = 2,000,000 \text{ cycles}$$

$$\bullet \text{ Cycles saved} = 4,000,000 - 2,000,000 = 2,000,000 \text{ cycles}$$

Therefore, using configuration B saves 2 million processor cycles for the program, cutting the memory access time in half.

Cache Performance Analysis

Analyzing Cache Hit Rates and Performance

Calculate basic cache metrics

- Hit rate = Number of hits / Total number of accesses
- Miss rate = 1 - Hit rate
- Average memory access time (AMAT) = Hit time + (Miss rate × Miss penalty)

Identify types of cache misses

- **Compulsory misses:** First access to a block (cold start)
- **Capacity misses:** Cache is full, blocks need to be evicted
- **Conflict misses:** In direct-mapped or set-associative caches when multiple blocks map to same set

Analyze memory access patterns

- Spatial locality: Sequential or nearby accesses
- Temporal locality: Repeated accesses to same location
- Stride patterns: Regular jumps between memory locations

Evaluate impact of cache parameters

- Effect of cache size: Larger cache reduces capacity misses
- Effect of block size: Larger blocks improve spatial locality, but may increase miss penalty
- Effect of associativity: Higher associativity reduces conflict misses
- Effect of replacement policy: LRU, FIFO, Random - impact on hit rate

Replacement and Write Strategies

When a new block must be loaded into a full cache set, a replacement strategy determines which existing block to evict:

- **Least Recently Used (LRU):**
 - Evict the block that hasn't been accessed for the longest time
 - Good performance but complex to implement for high associativity
- **Least Frequently Used (LFU):**
 - Evict the block that has been accessed least often
 - Requires access counters for each block
- **First-In First-Out (FIFO):**
 - Evict the block that has been in cache longest
 - Simpler to implement than LRU
- **Random:**
 - Evict a random block
 - Simplest to implement
 - Performance often surprisingly close to LRU

Write Strategies

When a write operation hits in cache, two main strategies exist:

- **Write-Through:**
 - Write data to both cache and main memory
 - Memory always consistent with cache
 - Slower for writes (must wait for memory)
 - Simpler coherence in multiprocessor systems
- **Write-Back:**
 - Write data only to cache
 - Mark block as "dirty"
 - Write to memory only when block is evicted
 - Faster for repeated writes to same block
 - More complex coherence handling

For write misses, two approaches:

- **Write-Allocate:**
 - Fetch block into cache, then update
 - Works well with write-back
- **No-Write-Allocate:**
 - Write directly to memory, don't fetch block
 - Works well with write-through

Programmer's Perspective

Cache Performance Optimization

General guidelines for cache-friendly programming:

- **Loop Interchange:** Reorder nested loops to access memory sequentially
- **Loop Blocking/Tiling:** Break large loops into smaller chunks that fit in cache
- **Data Alignment:** Align data structures to cache line boundaries
- **Structure Packing:** Organize structure fields to minimize cache line usage
- **Prefetching:** Load data into cache before it's needed
- **Reduce Working Set Size:** Keep active data small enough to fit in cache

Optimizing Code for Cache Performance

Analyze array access patterns

- Understand memory layout in your language (e.g., row-major in C, column-major in Fortran)
- Match loop iteration order to memory layout (e.g., for C: outer loop for rows, inner loop for columns)
- Avoid strided access patterns that lead to frequent cache misses

Improve spatial locality

- Place related data together in memory
- Use structures instead of separate arrays for related data
- Pad data structures to align with cache lines when appropriate

Improve temporal locality

- Reuse data while it's still in cache
- Use blocking/tiling for matrix operations to maximize data reuse
- Process data in chunks that fit in cache

Avoid cache conflicts

- Be aware of array sizes that are powers of 2, which can lead to systematic conflicts
- Pad arrays to avoid conflict misses in direct-mapped or set-associative caches
- Consider memory alignment to reduce conflicts

Cache-Friendly Programming

Maximize spatial locality: Access memory in sequential patterns whenever possible.

Maximize temporal locality: Reuse recently accessed data before it gets evicted from cache.

Be aware of cache line size: Structure data to minimize cache line crossings.

Consider memory layout: Organize multidimensional arrays to match access patterns.

```
1 // Cache-unfriendly code (column-major traversal of row-major array)
2 for (j = 0; j < N; j++) {
3     for (i = 0; i < N; i++) {
4         sum += array[i][j]; // Poor spatial locality
5     }
6 }
7 // Cache-friendly code (row-major traversal of row-major array)
8 for (i = 0; i < N; i++) {
9     for (j = 0; j < N; j++) {
10        sum += array[i][j]; // Good spatial locality
11    }
12 }
```

Cache Optimization in Matrix Multiplication Consider a matrix multiplication function for 1000×1000 matrices. Two implementations are shown:

```
1 // Version A - Row by Column
2 for(i = 0; i < 1000; i++) {
3     for(j = 0; j < 1000; j++) {
4         for(k = 0; k < 1000; k++) {
5             C[i][j] += A[i][k] * B[k][j];
6         }
7     }
8 }
9 // Version B - Blocked/Tiled
10 for(i = 0; i < 1000; i += 64) {
11     for(j = 0; j < 1000; j += 64) {
12         for(k = 0; k < 1000; k += 64) {
13             for(ii = i; ii < min(i+64, 1000); ii++) {
14                 for(jj = j; jj < min(j+64, 1000); jj++) {
15                     for(kk = k; kk < min(k+64, 1000); kk++) {
16                         C[ii][jj] += A[ii][kk] * B[kk][jj];
17                     }
18                 }
19             }
20         }
21     }
22 }
```

Explain which version would perform better and why from a cache perspective.

Version B (the blocked/tiled implementation) will perform significantly better for the following cache-related reasons:

1. Better spatial locality:

- Version A accesses matrix B in column-major order ($B[k][j]$), which is inefficient in C where arrays are stored in row-major order
- This means adjacent accesses to $B[k][j]$ jump by 1000 elements (entire row), causing frequent cache misses
- Version B limits this effect by working on small blocks at a time

2. Better temporal locality:

- Version A loads each element of A and B 1000 times
- Version B loads each element only once within each block, then reuses it multiple times
- The blocks are sized (64×64) to fit within the cache, increasing reuse before eviction

3. Reduced cache pressure:

- Version A works with the entire matrices at once
- Version B only needs to keep 3 blocks (A, B, C) in cache at a time
- For a typical L1 cache (32-64 KiB), the 64×64 blocks (32 KiB at 8 bytes per element) fit much better than the full matrices

4. Fewer cache misses:

- Version A would cause frequent capacity misses as elements are evicted before reuse
- Version B significantly reduces capacity misses by ensuring blocks fit in cache
- Version B also reduces conflict misses by working with smaller, better aligned chunks

This tiling technique is a classic cache optimization that can improve performance by orders of magnitude for matrix operations on large matrices.

Software State Machines


SEP Handouts: 08_FSM_Example

Introduction - FSM in Hardware vs Software

Finite State Machine (FSM) A machine with a finite number of states and transitions, which responds to inputs based on its current state. It represents a computational model used to design both computer programs and sequential logic circuits. FSMs are particularly useful in embedded systems for controlling the behavior of the system in response to external events.

Hardware FSM

- Flip-Flops store internal state
- Clock-driven: Inputs evaluated at clock edges, state changes only on clock edges





- Intrinsically parallel - multiple FSMs process simultaneously
- Unchanged input signals create no overhead
- Typically implemented as either Moore or Mealy machines

Moore vs Mealy FSMs

- Moore FSM: Outputs depend only on current state
- Mealy FSM: Outputs depend on current state and inputs



Moore

- Input signals influence state only



Mealy


- Input signals influence state AND output signals



Software FSM is different!

Why software is different

- **Hardware is intrinsically parallel**
 - Several FSMs can be processed in parallel using the same clock – Large number of flip-flops and gates evaluate simultaneously
 - Use of common clock as the only event
 - Evaluate signal levels of inputs at clock edges
 - Unchanged signal levels of inputs do not create overhead
 - **Software is intrinsically sequential**
 - CPU has to process one FSM after the other
 - "HW approach" would require a function call on each clock edge
 - All FSM inputs would have to be evaluated on each function call even if they have not changed → creates a large processing load for CPU
 - Cooperating FSMs: Using a "synchronous clock approach" as in hardware creates a lot of synchronization issues in sequential system
- use a different approach for software



Reactive Systems

Reactive System (State-Event Model) A system that responds to external events (inputs) based on its internal state. It is event-driven and processes events as they occur, rather than evaluating all inputs periodically. Reactive systems are particularly well-suited for implementing FSMs in software because they minimize CPU overhead.

Components of a Reactive System

- **Events:** External inputs that trigger the system's response
- **Internal state:** Memory of what happened before
- **Actions:** Influence on the outside world (outputs)
- **Transitions:** Rules for how events change state and trigger actions

The key advantage of the reactive approach is that the FSM is evaluated only when an input changes, reducing processing overhead compared to polling all inputs regularly.

Common applications of state-event models


- Communication protocols (connection establishment, data transfer, connection termination)
- Human-machine interfaces (input recognition and validation)
- Parsing of programming languages and text
- Process control systems (washing machines, vending machines, heating systems)
- Embedded control systems (automotive, medical devices)

Modeling State Machines in UML

UML State Diagram A graphical representation based on the Unified Modeling Language (UML) for modeling finite state machines. Based on the notation developed by Prof. David Harel, it describes the reactive behavior of systems. UML state diagrams provide a standard way to document and communicate the behavior of state-based systems.


UML State Diagram Elements

- **State:** Internal condition of the system waiting for the next event
- **Event:** Asynchronous input that may cause a transition
- **Transition:** Reaction to an event, may change state and/or trigger an action
- **Action:** Output associated with a transition (written after a forward slash)
- **Initial state:** Default starting state of the system (indicated by a solid circle)
- **Default transition:** Arrow from initial state to the first active state



In contrast to hardware FSM notations like Mealy, UML state diagrams:

- Treat inputs as asynchronous events rather than signal levels
- Treat outputs as actions
- Omit inputs that have no effect (increasing diagram clarity)
- Can represent both Mealy and Moore behaviors in a unified notation



UML State Diagram erstellen

Grundelemente

- States (Zustände): Rechtecke mit Namen
- Transitions (Übergänge): Pfeile zwischen States
- Initial State: Gefüllter Kreis mit Pfeil
- Events: Auslöser für Transitions
- Actions: Aktionen bei Transitions

Transition-Syntax

Event / Action

- Event: Was löst den Übergang aus
- Action: Was wird beim Übergang ausgeführt
- Beispiel: `start / water_on, timer_start`


Vorgehen

1. Alle Zustände identifizieren
2. Events (Eingaben) definieren
3. Actions (Ausgaben) definieren
4. Übergänge zwischen Zuständen zeichnen
5. Initial State festlegen
6. Entry/Exit Actions definieren (falls nötig)

Regeln beachten

- Jeder State muss erreichbar sein
- Determinismus: Eindeutige Transitions
- Vollständigkeit: Alle Events behandeln

Simple light switch state diagram in UML:



With an initial default transition to `state_off`.

Note that the transition `öffn` `state_off` is not shown because it would have no effect and trigger no action.

Autowaschanlage State Machine Spezifikation:

- Ruhezustand wartet auf Start
- Drei Schritte: wash, rinse, dry (je gleich lang)
- wash: Wasser + Shampoo
- rinse: nur Wasser
- dry: nur Luftstrom
- Stop-Taste bricht ab → alles aus, zurück zu Rest


Events:

- `start`: Starttaste gedrückt
- `stop`: Stoptaste gedrückt
- `time_out`: Timer abgelaufen

Actions:

- `water_on/off`, `shampoo_on/off`, `air_on/off`
- `timer_start`

State Diagram:




- `rest`: Ausgangszustand
- `wash`: `start / water_on, shampoo_on, timer_start`
- `rinse`: `time_out / water_off, shampoo_off, timer_start`
- `dry`: `time_out / water_off, air_on, timer_start`
- Zurück zu `rest`: `stop / water_off, shampoo_off, air_off`

Interaction of FSMs


FSM Interaction Components

- Port:** Defines the messages that can be sent and received by an FSM
 - Output message → action of the FSM
 - Input message → event for the FSM
- Link:** Defines a connection for sending messages between FSMs
- Event Queue:** Buffer for events generated by different objects




Reactive System Partitioned into two FSMs

Interaction of FSMs happens through event messages.



Event Queue for FSM Interaction

- Collects events generated by different objects
- Buffered to avoid losing events (especially important in interrupt-driven systems)
- FSM processes one event at a time
- Events are deleted after processing
- Provides decoupling between event producers and consumers



Actions of one FSM become events for another FSM, allowing complex systems to be constructed from simpler components. This approach enables modular design and clear separation of concerns.

Building Event-Based FSM Systems

System Structure

- Divide system into multiple FSMs with well-defined responsibilities
- Define ports and interfaces for each FSM
- Connect FSMs through links and event queues
- Keep individual FSMs simple and focused on specific tasks

Implementation

- Use interrupt service routines (ISRs) to capture hardware events
- ISRs place events in queue rather than processing directly
- Main program continuously checks queue and dispatches events to appropriate FSMs
- Each FSM processes events according to its current state
- Ensure thread safety if multiple cores or interrupts are involved

Benefits

- Clear separation of concerns
- Improved maintainability
- Reduced complex interdependencies
- More predictable system behavior
- Easier to test individual components
- Supports incremental development

Conclusion and Best Practices

Key Differences: Software vs Hardware FSMs

- Software FSMs are event-driven rather than clock-driven
- Software FSMs process one event at a time, while hardware FSMs can be parallel
- Software FSMs often use a state-event model for efficiency
- Software FSMs can use more complex data structures and conditions
- Interaction between software FSMs typically uses message passing

FSM Design Best Practices

Design Phase

- Start with a clear, well-defined problem statement
- Identify all possible states the system can be in
- Define all events that can occur and how they affect each state
- Use UML state diagrams to visualize and document the FSM
- Review for completeness, consistency, and determinism

Implementation Phase

- Keep state handling code separate from event detection
- Use enumerations for states and events to improve readability
- Keep ISRs short and move complex processing to the main loop
- Use event queues for communication between FSMs
- Consider using a table-driven approach for complex FSMs

Testing and Debugging


- Test each state transition individually
- Verify correct behavior for unexpected or illegal events
- Add debug output for state transitions during development
- Consider adding state history for troubleshooting
- Test boundary conditions and error cases

State Machines eignen sich besonders für reaktive Systeme mit klaren Zuständen und definierten Übergängen. Die Trennung von Event-Detection, State-Logic und Actions macht den Code wartbar und testbar.

Implementation in C

Basic Implementation Structure Software implementation of an FSM typically uses two main functions:

- **fsm_init()**: Initializes the state machine to its default state
- **fsm_handle_event(event)**: Processes an incoming event based on current state



The main program continuously polls for events and passes them to the state machine when they occur. This separation of event detection and processing is key to the efficiency of software FSMs.

State Machine in C implementieren

Datenstrukturen

- Enum für States:
 typedef enum {STATE1, STATE2} state_t;
- Enum für Events:
 typedef enum {EVENT1, EVENT2} event_t;
- Statische Variable:
 static state_t current_state;

Hauptschleife

```
1 int main(void) {
2     event_t event;
3     fsm_init();
4     while (1) {
5         event = get_event();
6         if (event != NO_EVENT) {
7             fsm_handle_event(event);
8         }
9     }
10 }
```

FSM Handler (Switch-Case)

```
1 void fsm_handle_event(event_t event) {
2     switch (current_state) {
3         case STATE1:
4             switch (event) {
5                 case EVENT1:
6                     action1();
7                     current_state =
8                         STATE2;
9                     break;
10                default:
11                    // unbehandelte Events
12                    break;
13            }
14            break;
15        case STATE2:
16            // ...
17            break;
18        default:
19            current_state = INITIAL_STATE;
20            break;
21    }
22 }
```

Event Detection

- Polling: Regelmäßige Abfrage in Hauptschleife
- Interrupt-driven: Events in ISR in Queue einreihen
- Edge Detection: Flanken erkennen (static Variable)

FSM Implementation Pattern


```
1 // State and event enumerations
2 typedef enum {
3     STATE_A,
4     STATE_B,
5     STATE_C,
6     // ...other states
7 } state_t;
8
9 typedef enum {
10    NO_EVENT,
11    EVENT_X,
12    EVENT_Y,
13    // ...other events
14 } event_t;
15
16 // Current state variable
17 static state_t state;
18
19 // Initialization function
20 void fsm_init(void) {
21     state = STATE_A; // Set initial state
22     // Additional initialization if needed
23 }
24
25 // Event handler function
26 void fsm_handle_event(event_t event) {
27     switch (state) {
28         case STATE_A:
29             switch (event) {
30                 case EVENT_X:
31                     action1();
32                     state = STATE_B;
33                     break;
34                 case EVENT_Y:
35                     action2();
36                     // No state change
37                     break;
38                 default:
39                     // Event ignored in this state
40                     break;
41             }
42             break;
43         case STATE_B:
44             // Handle events for state B
45             break;
46         // Other states
47     }
48 }
49
50 // Main loop
51 int main(void) {
52     event_t event;
53
54     fsm_init();
55
56     while (1) {
57         event = get_event();
58         if (event != NO_EVENT) {
59             fsm_handle_event(event);
60         }
61     }
62 }
```

Interrupt Performance

Event Detection Methods

Event Detection in Embedded Systems

Peripherals Signal Events to Firmware: something happened that requires servicing firmware



Polling vs. Interrupt-Driven I/O

Two primary methods for detecting events in embedded systems:

Polling

Periodically checking status registers

- Simple and straightforward
- Synchronous with main program (implicit synchronization)
- Predictable timing (deterministic)
- Simple implementation (no additional interrupt logic)
- Wastes CPU time (busy wait)
- Reduced throughput and long reaction times

Interrupt-Driven I/O

- Hardware signals CPU when events occur
- Asynchronous with main program
 - CPU notified only when an event happens (efficient CPU utilization)
 - Main program can focus on primary tasks
 - Event-driven approach (good for infrequent, time-critical tasks)
 - More complex implementation
 - Can introduce timing uncertainties (non-deterministic behavior)
 - Potential for interrupt conflicts and priority issues
 - Overhead for context switching

Interrupt-Driven I/O


In interrupt-driven I/O, peripherals notify the CPU when events occur:

- Peripherals assert interrupt signal when they need servicing
- CPU temporarily suspends current execution

• Control transfers to an Interrupt Service Routine (ISR)

• After handling the interrupt, control returns to previous execution

Extreme case: All processing done in Interrupt Service Routines (ISR):



Polling

Polling Implementation In polling, the CPU periodically checks status registers to detect events:

- Main loop continuously or periodically inspects peripheral status
- When an event is detected, appropriate handler executes
- After handling, control returns to polling loop
- CPU always actively checking, even when no events occur

Implementation

```


main()
{
    while(1){
        if (spi_is_txe_set()) {
            ...
            spi_write_data(...);
        }

        if (uart_is_rxne_set()) {
            uart_data = uart_read_data();
            ...
        }

        if (adc_is_eoc()) {
            adc_data = adc_read_data();
            ...
        }

        ...
    }
}

```



Implementing Polling in C

Step 1: Identify status registers

Determine which peripheral registers contain status information.

Step 2: Create a polling loop

Implement a loop that regularly checks the status flags.

Step 3: Check for events

Test specific bits in the status registers to detect events.

Step 4: Handle detected events

Process events when their status flags are set.

Step 5: Clear status flags

Reset status flags to prepare for next event detection.


```

1 // Main polling loop
2 while (1) {
3     // Check SPI transmit buffer empty flag
4     if (SPI1->SR & SPI_SR_TXE) {
5         // Handle SPI transmission
6         if (spi_tx_count < spi_tx_length) {
7             SPI1->DR = spi_tx_buffer[spi_tx_count++];
8         }
9     }
10    // Check UART receive data register not empty flag
11    if (USART2->SR & USART_SR_RXNE) {
12        // Handle UART reception
13        uint8_t data = USART2->DR;
14        process_uart_data(data);
15    }
16    // Check ADC end of conversion flag
17    if (ADC1->SR & ADC_SR_EOC) {
18        // Handle ADC conversion complete
19        uint16_t adc_value = ADC1->DR; // Reading DR clears EOC flag
20        process_adc_data(adc_value);
21    }
22    // Other system tasks
23    process_system_tasks();
24 }

```


Interrupt-Driven I/O

Interrupt System STM32F429I



Vector Table and ISR


Vector Table and ISR



Interrupt flags in Status Registers (SR)

Software must enable IRQxx line in peripheral

3. Event in peripheral occurs.
Hardware sets interrupt flag in SR
resulting in IRQxx set high
5. Software in ISR clears interrupt
flag in Peripheral → IRQxx set low
1. Software configures IRQxx in NVIC
→ Priority level, interrupt enable



2. Software configures Peripheral and
enables IRQxx through bit in the IER
4. NVIC triggers execution of Interrupt Service
Routine (ISR) in CPU (based on vector table)

Configuring Interrupt-Driven I/O

Step 1: Configure interrupt sources

Enable specific interrupt sources in peripherals.

Step 2: Configure NVIC

Set up the Nested Vectored Interrupt Controller for the interrupts.

Step 3: Implement ISRs

Create Interrupt Service Routines to handle specific events.

Step 4: Enable global interrupts

Enable the global interrupt flag.

```



1 // Step 1: Configure SPI interrupt
2 void configure_spi_interrupt(void) {
3     // Enable SPI peripheral clock
4     RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
5
6     // Configure SPI parameters
7     SPI1->CR1 = SPI_CR1_MSTR | SPI_CR1_SSI | SPI_CR1_SSM;
8
9     // Enable SPI TX buffer empty interrupt
10    SPI1->CR2 |= SPI_CR2_TXEIE;
11
12 // Step 2: Configure NVIC for SPI1
13    NVIC_SetPriority(SPI1_IRQn, 2); // Set priority level
14    NVIC_EnableIRQ(SPI1_IRQn); // Enable interrupt in NVIC
15 }
16
17 // Step 3: Implement SPI1 ISR
18 void SPI1_IRQHandler(void) {
19     // Check if TX buffer empty interrupt
20     if (SPI1->SR & SPI_SR_TXE) {
21         if (spi_tx_count < spi_tx_length) {
22             // Send next byte
23             SPI1->DR = spi_tx_buffer[spi_tx_count++];
24         } else {
25             // Transfer complete, disable interrupt
26             SPI1->CR2 &= ~SPI_CR2_TXEIE;
27         }
28     }
29 }
30
31 // Main function
32 int main(void) {
33     // Initialize system
34     system_init();
35
36     // Configure SPI interrupt
37     configure_spi_interrupt();
38
39     // Step 4: Enable global interrupts
40     __enable_irq();
41
42     // Main loop - can perform other tasks
43     while (1) {
44         process_system_tasks();
45     }
46 }

```

Interrupt Performance Analysis

Interrupt Performance Metrics

Interrupt-Frequenz f_{INT} [Hz]: How often does an interrupt occur
Varies from source to source, e.g.:



Interrupt Service Time t_{ISR} [s]: Required time to process an interrupt (execution time of ISR)

Depends on:

- Number of instructions in ISR
- required clock cycles per instruction (CPU architecture)
- CPU clock frequency
- Time for switching to and returning from ISR
- Interrupt Latency**: Time between interrupt event and start of ISR execution
- System Impact**: Percentage of CPU time spent handling interrupts

Impact of Interrupts on System Performance


Impact [%]: Percentage of CPU time used to service interrupts

$$\text{Impact} = f_{INT} \times t_{ISR} \times 100\%$$

- Impact < 100%: System can handle all interrupts

- Impact > 100%: Some interrupts will not be serviced, data loss possible

f_{INT} and t_{ISR} may vary over time: Average may be ok, but individual interrupt events may still be lost



Caution in case of several interrupt sources:

- Interrupts may occur simultaneously
- Impact of all sources must be considered
- Critical sources may have higher impact than average
- System design must account for worst-case scenarios
- Keyboard interrupt: $f_{INT} = 20 \text{ Hz} = 20 \frac{1}{s}$, $t_{ISR} = 6 \mu\text{s}$
 $\text{Impact} = 20 \text{ Hz} \times 6 \mu\text{s} \times 100\% = 0.012\%$
- High-speed serial interface with 230400 Baud: $f_{INT} = \frac{230400}{8} = 28,800 \text{ Hz}$, $t_{ISR} = 6 \mu\text{s}$
 $\text{Impact} = 28,800 \text{ Hz} \times 6 \mu\text{s} \times 100\% = 17.3\%$

Interrupt Performance Formulas

$$f_{INT} = \frac{\text{data rate [bit/s]}}{\text{buffer size [bit]}}$$

$$t_{ISR} = \frac{\text{clock cycles}}{\text{CPU-frequency [Hz]}}$$

$$\text{Impact} = f_{INT} \times t_{ISR} \times 100\%$$

Critical Data Rate

- For 100% CPU usage: $f_{INT} \times t_{ISR} = 1$
- Maximal data rate: $\text{Rate}_{max} = \frac{\text{buffer size}}{t_{ISR}}$

A processor system (1 MHz clock) receives data at 16 kbit/s. The peripheral device can buffer 32 bits. The ISR requires 100 clock cycles.

Calculate impact:


- $f_{INT} = \frac{16 \text{ kbit/s}}{32 \text{ bit}} = 500 \text{ Hz}$
- $t_{ISR} = \frac{100 \text{ cycles}}{1 \text{ MHz}} = 100 \mu\text{s}$
- Impact = $500 \text{ Hz} \times 100 \mu\text{s} \times 100\% = 5\%$

Critical data rate for 100% CPU load:

- $(x/32 \text{ bit}) \times 100 \mu\text{s} = 1$
- $x = \frac{32 \text{ bit}}{100 \mu\text{s}} = 320 \text{ kbit/s}$

Data loss at 90% load:

ISR time varies depending on instruction and data ⇒ peaks can lead to data loss.



Analyzing Interrupt System Performance

Calculate interrupt frequency

- Identify the source and rate of interrupts
- For periodic interrupts, calculate frequency directly
- For data-driven interrupts (e.g., serial interface), calculate:
 - $f_{INT} = \text{data_rate} / \text{data_size_per_interrupt}$
 - Example: 9600 baud UART with 8 data bits = $9600/8 = 1200 \text{ Hz}$

Determine interrupt service time

- Estimate execution time of the Interrupt Service Routine (ISR)
- Include: Context switching time (register saving/restoring), Instruction execution time of the routine itself, Memory access time
- Measure or calculate in CPU clock cycles, then convert to time
- $t_{ISR} = \text{cycles} / f_{CPU}$

Calculate system impact

- Percentage of CPU time used by interrupts:
- $\text{Impact} = f_{INT} \times t_{ISR} \times 100\%$
- Assess if the impact is acceptable:
 - < 10%: Minimal impact
 - 10-50%: Moderate impact
 - > 50%: Significant impact, may need optimization
 - > 90%: System likely unable to perform other tasks
- Check if $t_{ISR} > 1/f_{INT}$ - indicates missed interrupts

Interrupt System Analysis A processor system running at 1 MHz receives data through a peripheral interface at a rate of 16 kbit/s. The peripheral can buffer 32 bits of data and signals the processor via an interrupt line when the buffer is ready to be read. If the data is not read before the next interrupt, it is lost.

The Interrupt Service Routine (ISR) requires 100 clock cycles on average, including call and return overhead. The system uses no other interrupts.

1. Calculate interrupt impact:

- Interrupt frequency: $f_{INT} = 16 \text{ kbit/s} \div 32 \text{ bits} = 500 \text{ Hz}$
- Interrupt service time: $t_{ISR} = 100 \text{ cycles} \div 1 \text{ MHz} = 100 \mu\text{s}$
- $\text{Impact} = f_{INT} \times t_{ISR} \times 100\% = 500 \text{ Hz} \times 100 \mu\text{s} \times 100\% = 5\%$

Therefore, interrupts consume 5% of the CPU's processing time.

2. Maximum data rate calculation:

- For 100% CPU usage: $1 = f_{INT} \times t_{ISR}$
- $f_{INT} = 1 \div t_{ISR} = 1 \div 100 \mu\text{s} = 10,000 \text{ Hz}$
- Data rate = $f_{INT} \times 32 \text{ bits} = 10,000 \times 32 = 320 \text{ kbit/s}$

3. Cause of occasional data loss:

- At 90% CPU utilization, there should theoretically be enough time to process all interrupts
- However, the service time (t_{ISR}) is not constant but an average
- Some interrupt instances may take longer than the average 100 cycles
- When t_{ISR} varies, occasional peaks can exceed the time between interrupts
- Result: occasional buffer overflows and data loss

Interrupt Latency


Interrupt Latency

Interrupt latency is the time between an interrupt event and the first useful instruction execution in the ISR:

- **Hardware Latency:** Time for hardware to detect and signal the event
- **Arbitration Latency:** Time to determine which interrupt to service (if multiple)
- **CPU Latency:** Time to complete current instruction and save context
- **OS/Software Latency:** Additional delays due to software overhead

Latency is critical for real-time systems, where guaranteed response times are required.

- Range: from about 50 nanoseconds up to several milliseconds



Sources of Interrupt Latency

Several factors contribute to interrupt latency:

- **Current CPU Instruction:**
 - Multi-cycle instructions may complete before the interrupt is serviced
 - Some instructions may be abandoned and restarted (e.g., SDIV/UDIV on Cortex-M3/M4)
 - Some may be interrupted and resumed (e.g., LDM/STM on Cortex-M3/M4)
- **Disabled Interrupts:**
 - Global interrupts may be disabled (CPSID i / CPSIE i)
 - Specific interrupts may be masked
- **Higher Priority Interrupts:**
 - Lower priority interrupts wait until higher priority ones complete
- **Context Saving:**
 - Pushing registers to stack
 - More registers saved means higher latency
- **Cache and Memory Behavior:**
 - Cache misses when fetching ISR code
 - Memory wait states

Response Time

Required response time for a specific event

- Certain peripherals require fast response times ($< 1\mu s$)
- Real-time systems, e.g. anti-lock braking system
- Cannot be guaranteed if maximum interrupt latency is too high

f_{INT} too high → Too many interrupts


- No CPU cycles left for data processing
- System is busy calling ISRs
- Neither ISR nor main loop can process any data
- Performance of CPU is used only for latencies / context switching

Fast response times - low latency

- Fast CPU with high clock rate
- Low number of clock cycles per instruction
- Extremely short polling loops can be fast
- Pre-emption with appropriate priorities
- Priority levels programmed in NVIC
- Real Time OS


Latency influenced by hardware (CPU)

- Different instructions may have different execution times
- Multi-cycle instructions on Cortex-M3/M4
Some (e.g. SDIV/UDIV) are abandoned and restarted after ISR
Some (e.g. LDM/STM) are interrupted and resumed after ISR



Latency influenced by software (code)

- Saving additional registers on stack
- Process ongoing or higher prioritized ISRs
- Interrupts may be disabled/masked (CPSID i / CPSIE i)
- In case several sources are using the same interrupt line: SW has to use polling to know which peripheral requires servicing



Pre-emption and Priority

Nested Vector Interrupt Controller (NVIC)

The ARM Cortex-M NVIC provides advanced interrupt handling features:

- Supports up to 240 external interrupt sources (IRQs)
- Each interrupt can be assigned one of 256 priority levels (processor specific)
- Priority-based interrupt preemption
- Automatic context saving and restoring
- Tail-chaining optimization (reduced latency between ISRs)
- Late-arrival handling (higher priority interrupts can overtake pending lower ones)

Interrupt Preemption

Preemption allows higher-priority interrupts to interrupt lower-priority ones:

- When a higher-priority interrupt occurs during a lower-priority ISR
- Current ISR is suspended (context saved)
- Higher-priority ISR executes
- After completion, lower-priority ISR resumes

This ensures that critical interrupts are handled promptly, regardless of other interrupt activity.

Priority-Based Interrupt Handling


Key aspects of priority-based interrupt handling:

- **Priority Assignment:**
 - Assign priorities based on time-criticality and importance
 - Lower numerical values usually indicate higher priority
- **Priority Grouping:**
 - Cortex-M supports priority grouping into pre-emption and sub-priority levels
 - Pre-emption priority determines whether an interrupt can pre-empt another
 - Sub-priority determines ordering when multiple interrupts of same pre-emption priority occur
- **Priority Inversion:**
 - Problem where a high-priority task is indirectly delayed by a low-priority task
 - Can be mitigated through proper design and priority inheritance protocols

Example Interrupt Priorities

ISR1 does not pre-empt ISR0, ISR2 pre-empts ISR0

- IRQ0: PL0 = 0x2 (medium priority)
- IRQ1: PL1 = 0x3 (lowest priority)
- IRQ2: PL2 = 0x1 (highest priority)



Configuring Interrupt Priorities

Step 1: Analyze timing requirements

Determine which interrupts are most time-critical.

Step 2: Group interrupts by importance

Create logical groups based on system criticality.

Step 3: Assign priority levels

Configure NVIC priority registers for each interrupt.

Step 4: Configure priority grouping

Set priority group using `NVIC_SetPriorityGrouping()`.

```
1 // Configure interrupt priorities
2 void configure_interrupt_priorities(void) {
3     // Set priority grouping (4 bits for pre-emption priority, 0 bits for
4     // sub-priority)
5     NVIC_SetPriorityGrouping(3);
6
7     // Critical interrupts (highest priority)
8     NVIC_SetPriority(EXTIO_IRQn, 0);           // Emergency stop button
9     NVIC_SetPriority(TIM1_UP_IRQn, 1);         // Critical timing control
10
11    // Medium priority interrupts
12    NVIC_SetPriority(SPI1_IRQn, 4);           // Sensor data acquisition
13    NVIC_SetPriority(USART2_IRQn, 5);          // Communication
14
15    // Lower priority interrupts
16    NVIC_SetPriority(ADC_IRQn, 10);            // Regular ADC sampling
17    NVIC_SetPriority(TIM3_IRQn, 11);           // Status LED updates
18
19    // Enable the interrupts
20    NVIC_EnableIRQ(EXTIO_IRQn);
21    NVIC_EnableIRQ(TIM1_UP_IRQn);
22    NVIC_EnableIRQ(SPI1_IRQn);
23    NVIC_EnableIRQ(USART2_IRQn);
24    NVIC_EnableIRQ(ADC_IRQn);
25    NVIC_EnableIRQ(TIM3_IRQn);
}
```

Managing Interrupt Latency

Latency Consistency Some applications can tolerate considerable interrupt latency as long as it is consistent (same amount of latency from one interrupt event to next one)

Example: Measurements with periodic time intervals

- Path measurements to detect whether an object is being accelerated, e.g. counting of step pulses on an incremental position encoder for a motor
- Works only with a constant time interval


Managing Interrupt Latency High priority interrupts may cause high latencies for lower priority interrupts

Example for high priority ISR

- Interrupt triggers reading of input data
- Process data
- Write to output
- Writing may have to wait for output device to become available
- E.g. because SPI is still transmitting previous data



Remedy: Move waiting loop to main program

- Use queue (FIFO) for decoupling
- Makes input ISR short and deterministic



Move non-time-critical work from ISRs to main loop

- Several ISRs write input data into their dedicated queues
- Main loop checks all queues and processes their contents
- May result in many tasks in main loop
- Not all processing tasks have the same priority
- Requires scheduling of tasks
- May require real-time OS in case of many ISRs



Managing Interrupt Latency in C

Use interrupt priorities

Assign appropriate priorities based on timing requirements.

Limit interrupt disable periods

Minimize sections where interrupts are disabled.

Optimize context switching

Use processor features that minimize context save/restore.

P preempt lower-priority tasks

Allow high-priority interrupts to preempt less critical ones.

Move waiting loops to main program

Don't block inside ISRs waiting for slow peripherals.

```

1 // Poor: Blocking in ISR
2 void SPI1_IRQHandler(void) {
3     // Read data from input
4     input_data = read_input_source();
5
6     // Process data
7     processed_data = process_data(input_data);
8
9     // Wait for output device to be ready (blocking)
10    while (!(SPI1->SR & SPI_SR_TXE)) { }
11
12    // Write data to output
13    SPI1->DR = processed_data;
14}
15
16// Better: Queue-based approach
17void SPI1_IRQHandler(void) {
18    // Read data from input
19    input_data = read_input_source();
20
21    // Process data
22    processed_data = process_data(input_data);
23
24    // Add to output queue and return
25    queue_add(output_queue, processed_data);
26}
27
28// In main loop
29void main(void) {
30    // Initialize
31    system_init();
32
33    while (1) {
34        // Check if there's data to send and SPI is ready
35        if (!queue_empty(output_queue) && (SPI1->SR & SPI_SR_TXE)) {
36            // Send next item
37            SPI1->DR = queue_get(output_queue);
38        }
39
40        // Other tasks
41        process_system_tasks();
42    }
43}

```

Managing Interrupt Latency

Understand latency components

- **Hardware latency:**
 - Time for interrupt controller to recognize interrupt
 - Time to finish current instruction (multi-cycle instructions)
 - Time to push registers onto stack
- **Software latency:**
 - Interrupt disabled periods
 - Higher priority interrupt processing
 - Cache misses during ISR execution

Measure interrupt latency

- Use an oscilloscope to measure time between:
 - Interrupt trigger signal
 - GPIO pin toggle in ISR
- Alternatively, use a timer to capture timestamps:
 - Configure timer to capture on interrupt signal
 - Read timer value at ISR entry
 - Calculate difference
- Measure best-case, worst-case, and average latency

Optimize for consistent latency

- Minimize interrupt disable periods
 - Keep critical sections short
 - Use selective interrupt masking instead of global disable
- Optimize ISR code
 - Minimize stack usage to reduce push/pop operations
 - Keep ISRs short and efficient
 - Ensure frequently used data and code are in cache
- Use appropriate priorities
 - Assign higher priorities to time-critical interrupts
 - Group interrupts with similar timing requirements

Implement deterministic response

- For time-critical operations, consider:
 - Polling instead of interrupts if determinism is crucial
 - Hardware solutions (DMA, dedicated controllers)
 - Real-time operating system with predictable scheduling
- Move processing from ISRs to main loop
 - ISR only captures essential data and signals main loop
 - Use flags, semaphores, or message queues for communication

Interrupt-Driven System Design

Designing Efficient Interrupt-Driven Systems

Choose between polling and interrupts

- **Use interrupts when:**
 - Events occur infrequently or at unpredictable times
 - System needs to respond to external events quickly
 - Power efficiency is important (can sleep between events)
 - Multiple event sources need to be monitored simultaneously
- **Use polling when:**
 - Events occur at very high frequency
 - Absolute determinism is required
 - Interrupt overhead would be excessive
 - Extremely low latency is required

Design efficient ISRs

- Keep ISRs as short as possible
 - Only handle time-critical operations in the ISR
 - Defer processing to main loop using flags or queues
 - Avoid complex calculations or I/O operations
- Manage shared resources
 - Use volatile for variables shared between ISR and main code
 - Consider atomic operations for simple updates
 - Implement proper synchronization for complex data structures
- Avoid nesting or recursion in ISRs

Implement event queues

- Use queue to transfer events from ISRs to main loop
 - ISR detects event and enqueues it
 - Main loop dequeues and processes events
- Design queue to be interrupt-safe
 - Use atomic operations if available
 - Consider implementing lock-free algorithms
 - Size queue appropriately to avoid overflow
- Process events in order of importance or arrival


Implement event-driven architecture

- Structure code as state machines responding to events
- Separate event detection (ISRs) from processing (handlers)
- Design for different operating modes
 - Normal operation
 - Power-saving modes
 - Error handling and recovery
- Consider using an RTOS for complex systems

Interrupt-Driven State Machines

Events Trigger Interrupts

Several Interrupt Service Routines (ISR) enter events into queue FSM in main loop reads events from queue



Interrupt-driven Finite State Machine

Kombination von Interrupt-System und Zustandsautomat:

- ISRs generieren Events und schreiben sie in Queue
- FSM in Main Loop liest Events aus Queue
- Deterministische Event-Verarbeitung
- Saubere Trennung von Interrupt- und Anwendungslogik

Integrating Interrupts and State Machines

Combining interrupt-driven I/O with state machines creates efficient event-driven systems:

- **Event Queue:** Buffer between ISRs and state machine
 - ISRs detect events and add them to queue
 - Main loop pulls events from queue and feeds state machine
- **ISR Responsibilities:**
 - Minimal processing (detect event, capture data)
 - Add event to queue
 - Return quickly
- **Main Loop Responsibilities:**
 - Pull events from queue
 - Process events through state machine
 - Handle longer-duration processing

Implementing Interrupt-Driven FSM

Step 1: Create event queue Implement a buffer to store events from ISRs.

Step 2: Implement ISRs Keep ISRs short, just capturing events and adding to queue.

Step 3: Implement state machine Create state machine logic to process events from queue.

Step 4: Connect with main loop Pull events from queue and feed to state machine in main loop.

```
1 // Define event types and queue
2 typedef enum {
3     EVENT_BUTTON_PRESS,
4     EVENT_TIMEOUT,
5     EVENT_SENSOR_TRIGGER,
6     EVENT_NO_EVENT
7 } event_t;
8
9 #define EVENT_QUEUE_SIZE 16
10 event_t event_queue(EVENT_QUEUE_SIZE);
11 int queue_head = 0;
12 int queue_tail = 0;
13 int queue_count = 0;
14 // Add event to queue (called from ISRs)
15 void queue_add_event(event_t event) {
16     if (queue_count < EVENT_QUEUE_SIZE) {
17         event_queue[queue_tail] = event;
18         queue_tail = (queue_tail + 1) % EVENT_QUEUE_SIZE;
19         queue_count++;
20     }
21 }
22 // Get event from queue (called from main loop)
23 event_t queue_get_event(void) {
24     event_t event = EVENT_NO_EVENT;
25     if (queue_count > 0) {
26         event = event_queue[queue_head];
27         queue_head = (queue_head + 1) % EVENT_QUEUE_SIZE;
28         queue_count--;
29     }
30     return event;
31 }
32
33 void EXTI0_IRQHandler(void) { // Button interrupt handler
34     // Check if EXTI0 interrupt occurred
35     if (EXTI->PR & EXTI_PR_PRO) {
36         queue_add_event(EVENT_BUTTON_PRESS); // Add button press event to queue
37         EXTI->PR = EXTI_PR_PRO; // Clear pending bit
38     }
39 }
40 void TIM2_IRQHandler(void) { // Timer interrupt handler
41     if (TIM2->SR & TIM_SR_UIF) {
42         queue_add_event(EVENT_TIMEOUT); // Add timeout event to queue
43         TIM2->SR = ~TIM_SR_UIF; // Clear update interrupt flag
44     }
45 }
46 // Main loop with state machine
47 int main(void) {
48     system_init(); // Initialize system and interrupts
49     __enable_irq();
50     fsm_init(); // Initialize state machine
51     while (1) {
52         event_t event = queue_get_event(); // Get event from queue
53         if (event != EVENT_NO_EVENT) {
54             fsm_handle_event(event); // Process event with state machine
55         }
56         process_system_tasks(); // Background tasks
57     }
58 }
```

Interrupt-Driven UART Communication System

Design an interrupt-driven communication system with the following requirements:

- UART interface operating at 115200 baud, 8N1 format
- Must handle both transmit and receive operations
- System should never lose incoming data
- Main application should not be blocked by I/O operations
- CPU runs at 72 MHz and has other tasks to perform

The system will use an interrupt-driven approach with queues to handle UART communication efficiently:

System architecture:

- Receive interrupt (RXNE) to handle incoming data
- Transmit interrupt (TXE) to send outgoing data
- Circular buffers for both TX and RX data
- Non-blocking API for the main application

Key design elements:

- **Circular buffers:** Efficient for handling serial data; no memory copying required
- **Non-blocking API:** Main application can send/receive without waiting
- **Interrupt-driven:** Minimal CPU overhead, responds quickly to data
- **Buffer size is power of 2:** Enables efficient masking for wrap-around
- **Buffer management:** Checks for full/empty conditions to prevent data loss
- **Critical sections:** Protect shared buffer access between ISR and main code

Performance analysis:

- At 115200 baud, 8N1:
 - 1 start bit + 8 data bits + 1 stop bit = 10 bits per byte
 - Byte rate = $115200/10 = 11520$ bytes per second
 - Time between bytes = $1/11520 \approx 87 \text{ } \mu\text{s}$
- With a 256-byte buffer:
 - Buffer can hold $256 \times 87 \text{ } \mu\text{s} \approx 22$ ms of data
 - Sufficient for main loop to process data even with other tasks
- ISR execution time:
 - At 72 MHz, reading a byte and storing it takes 10 cycles
 - ISR overhead (entry/exit) 20 cycles
 - Total 30 cycles = $0.42 \text{ } \mu\text{s}$
 - Impact = $0.42 \text{ } \mu\text{s} / 87 \text{ } \mu\text{s} \approx 0.5\%$ of CPU time

This design provides an efficient, interrupt-driven UART interface that meets all requirements with minimal CPU overhead.

Interrupt-Driven UART Communication System (continued)

Implementation:

```
1 #include <stdint.h>
2 #include <stdbool.h>
3 // Buffer size must be power of 2 for efficient wrap-around
4 #define UART_BUFFER_SIZE 256
5 #define UART_BUFFER_MASK (UART_BUFFER_SIZE - 1)
6 // Circular buffer structure
7 typedef struct {
8     volatile uint8_t data[UART_BUFFER_SIZE];
9     volatile uint16_t head;
10    volatile uint16_t tail;
11 } circular_buffer_t;
12 // Global buffers
13 static circular_buffer_t rx_buffer = {0};
14 static circular_buffer_t tx_buffer = {0};
15 static volatile bool tx_busy = false;
16 // Function prototypes
17 void uart_init(uint32_t baudrate);
18 bool uart_send_byte(uint8_t data);
19 bool uart_send_data(const uint8_t* data, uint16_t length);
20 bool uart_read_byte(uint8_t* data);
21 uint16_t uart_available(void);
22 void uart_flush(void);
23 // External hardware functions
24 extern void uart_hw_init(uint32_t baudrate);
25 extern void uart_hw_send_byte(uint8_t data);
26 extern uint8_t uart_hw_read_byte(void);
27 extern bool uart_hw_tx_empty(void);
28 extern bool uart_hw_rx_ready(void);
29 extern void uart_hw_enable_tx_interrupt(bool enable);
30 extern void uart_hw_enable_rx_interrupt(bool enable);
31 // Buffer operations
32 static bool buffer_is_full(const circular_buffer_t* buffer) {
33     return ((buffer->head + 1) & UART_BUFFER_MASK) == buffer->tail;
34 }
35
36 static bool buffer_is_empty(const circular_buffer_t* buffer) {
37     return buffer->head == buffer->tail;
38 }
39
40 static bool buffer_push(circular_buffer_t* buffer, uint8_t data) {
41     uint16_t next_head = (buffer->head + 1) & UART_BUFFER_MASK;
42
43     if (next_head == buffer->tail) {
44         return false; // Buffer full
45     }
46
47     buffer->data[buffer->head] = data;
48     buffer->head = next_head;
49     return true;
50 }
51
52 static bool buffer_pop(circular_buffer_t* buffer, uint8_t* data) {
53     if (buffer->head == buffer->tail) {
54         return false; // Buffer empty
55     }
56
57     *data = buffer->data[buffer->tail];
58     buffer->tail = (buffer->tail + 1) & UART_BUFFER_MASK;
59     return true;
60 }
61
62 static uint16_t buffer_count(const circular_buffer_t* buffer) {
63     return (buffer->head - buffer->tail) & UART_BUFFER_MASK;
64 }
```

Interrupt-Driven UART Communication System (continued)

```

1 // UART initialization
2 void uart_init(uint32_t baudrate) {
3     // Initialize hardware
4     uart_hw_init(baudrate);
5
6     // Reset buffers
7     rx_buffer.head = rx_buffer.tail = 0;
8     tx_buffer.head = tx_buffer.tail = 0;
9     tx_busy = false;
10
11    // Enable receive interrupt
12    uart_hw_enable_rx_interrupt(true);
13    // Transmit interrupt will be enabled when data is available
14 }
15
16 // Send a single byte (non-blocking)
17 bool uart_send_byte(uint8_t data) {
18     bool success;
19     bool start_transmission = false;
20
21     // Critical section: disable interrupts
22     __disable_irq();
23
24     success = buffer_push(&tx_buffer, data);
25
26     // If TX is not busy and we successfully added data, start transmission
27     if (success && !tx_busy) {
28         start_transmission = true;
29         tx_busy = true;
30     }
31
32     // End critical section
33     __enable_irq();
34
35     if (start_transmission) {
36         uart_hw_enable_tx_interrupt(true);
37     }
38
39     return success;
40 }
41
42 // Send multiple bytes (non-blocking)
43 bool uart_send_data(const uint8_t* data, uint16_t length) {
44     for (uint16_t i = 0; i < length; i++) {
45         if (!uart_send_byte(data[i])) {
46             return false; // Buffer full
47         }
48     }
49     return true;
50 }
51
52 // Read a single byte (non-blocking)
53 bool uart_read_byte(uint8_t* data) {
54     return buffer_pop(&rx_buffer, data);
55 }
56
57 // Get number of bytes available to read
58 uint16_t uart_available(void) {
59     return buffer_count(&rx_buffer);
60 }
```

Interrupt-Driven UART Communication System (continued)

```

1 // Flush TX buffer
2 void uart_flush(void) {
3     // Wait until TX buffer is empty
4     while (!buffer_is_empty(&tx_buffer)) {
5         __NOP(); // No operation - just wait
6     }
6
7     // Wait until last byte is transmitted
8     while (tx_busy) {
9         __NOP();
10    }
11 }
12
13
14 // RX interrupt handler
15 void UART_RX_IRQHandler(void) {
16     if (uart_hw_rx_ready()) {
17         uint8_t data = uart_hw_read_byte();
18
19         // If buffer full, data will be lost
20         buffer_push(&rx_buffer, data);
21     }
22 }
23
24 // TX interrupt handler
25 void UART_TX_IRQHandler(void) {
26     if (uart_hw_tx_empty()) {
27         uint8_t data;
28
29         if (buffer_pop(&tx_buffer, &data)) {
30             // Send next byte
31             uart_hw_send_byte(data);
32         } else {
33             // No more data, disable TX interrupt
34             uart_hw_enable_tx_interrupt(false);
35             tx_busy = false;
36         }
37     }
38 }
39
40 // Example usage in main application
41 void main(void) {
42     // Initialize UART
43     uart_init(115200);
44
45     // Main loop
46     while (1) {
47         // Check for received data
48         if (uart_available() > 0) {
49             uint8_t data;
50             uart_read_byte(&data);
51
52             // Process received data
53             process_data(data);
54
55             // Echo back
56             uart_send_byte(data);
57         }
58
59         // Perform other tasks
60         other_application_tasks();
61     }
62 }
```

Interrupt-Driven FSM Using Timer Interrupts

Implement a button-controlled LED system with debouncing using timer interrupts.

The system has three states:

- OFF: LED is off
- ON: LED is on at full brightness
- BLINK: LED is blinking

Events:

- SHORT_PRESS: Button pressed briefly
- LONG_PRESS: Button held for >1 second
- BLINK_TIMER: Timer for blinking

```
1 // Event definitions
2 typedef enum {
3     EVENT_NONE,
4     EVENT_SHORT_PRESS,
5     EVENT_LONG_PRESS,
6     EVENT_BLINK_TIMER
7 } event_t;
8
9 // State definitions
10 typedef enum {
11     STATE_OFF,
12     STATE_ON,
13     STATE_BLINK
14 } state_t;
15
16 // Global variables
17 volatile event_t event_queue[10];
18 volatile uint8_t queue_head = 0;
19 volatile uint8_t queue_tail = 0;
20 volatile uint8_t queue_count = 0;
21 volatile state_t current_state = STATE_OFF;
22 volatile uint32_t button_press_time = 0;
23 volatile uint8_t button_released = 1;
24
25 // Button interrupt handler (EXTI0)
26 void EXTI0_IRQHandler(void) {
27     uint32_t current_time = HAL_GetTick();
28
29     if (EXTI->PR & EXTI_PR_PRO) {
30         if (GPIOA->IDR & GPIO_PIN_0) {
31             if (!button_released) {
32                 uint32_t press_duration = current_time - button_press_time;
33                 if (press_duration > 1000) { // Long press (>1s)
34                     if (queue_count < 10) {
35                         event_queue[queue_tail] = EVENT_LONG_PRESS;
36                         queue_tail = (queue_tail + 1) % 10;
37                         queue_count++;
38                     }
39                 } else if (press_duration > 50) { // Short press (debounced)
40                     if (queue_count < 10) {
41                         event_queue[queue_tail] = EVENT_SHORT_PRESS;
42                         queue_tail = (queue_tail + 1) % 10;
43                         queue_count++;
44                     }
45                 }
46                 button_released = 1;
47             }
48         } else { // Button pressed
49             button_press_time = current_time;
50             button_released = 0;
51         }
52     }
53     EXTI->PR = EXTI_PR_PRO; // Clear pending bit
54 }
```

Interrupt-Driven FSM Using Timer Interrupts (continued)

```
1 // Timer interrupt for blinking (TIM3)
2 void TIM3_IRQHandler(void) {
3     if (TIM3->SR & TIM_SR UIF) {
4         if (queue_count < 10) { // Add blink timer event to queue
5             event_queue[queue_tail] = EVENT_BLINK_TIMER;
6             queue_tail = (queue_tail + 1) % 10;
7             queue_count++;
8         }
9         TIM3->SR &= ~TIM_SR UIF; // Clear update interrupt flag
10    }
11
12 // State machine handler
13 void fsm_handle_event(event_t event) {
14     switch (current_state) {
15         case STATE_OFF:
16             if (event == EVENT_SHORT_PRESS) {
17                 GPIOC->BSRR = GPIO_PIN_13;
18                 current_state = STATE_ON; // Turn on LED
19                 TIM3->CR1 &= ~TIM_CR1_CEN; // Disable blink timer
20             } else if (event == EVENT_LONG_PRESS) {
21                 GPIOC->BSRR = GPIO_PIN_13; // Start blinking
22                 current_state = STATE_BLINK;
23                 TIM3->CR1 |= TIM_CR1_CEN; // Enable blink timer
24             }
25             break;
26         case STATE_ON:
27             if (event == EVENT_SHORT_PRESS) {
28                 GPIOC->BSRR = (GPIO_PIN_13 << 16);
29                 current_state = STATE_OFF; // Turn off LED
30             } else if (event == EVENT_LONG_PRESS) {
31                 current_state = STATE_BLINK; // Start blinking
32                 TIM3->CR1 |= TIM_CR1_CEN; // Enable blink timer
33             }
34             break;
35         case STATE_BLINK:
36             if (event == EVENT_BLINK_TIMER) {
37                 GPIOC->ODR ^= GPIO_PIN_13; // Toggle LED
38             } else if (event == EVENT_SHORT_PRESS) {
39                 GPIOC->BSRR = (GPIO_PIN_13 << 16); // Turn off LED and blinking
40                 current_state = STATE_OFF;
41                 TIM3->CR1 &= ~TIM_CR1_CEN; // Disable blink timer
42             }
43             break;
44     }
45
46 // Main function
47 int main(void) {
48     system_init(); // Initialize hardware
49     // Configure EXTI for button
50     // Configure TIM3 for blinking (500ms period)
51     // Enable interrupts
52     while (1) {
53         // Get and process events
54         if (queue_count > 0) {
55             event_t event;
56             // Disable interrupts to access queue
57             __disable_irq();
58             event = event_queue[queue_head];
59             queue_head = (queue_head + 1) % 10;
60             queue_count--;
61             __enable_irq();
62             // Handle event
63             fsm_handle_event(event);
64         }
65         // System can enter low-power mode here
66         // when queue is empty
67     }
68 }
```

Interrupt Latency Optimization and ADC

A microcontroller-based system needs to sample an analog signal at precise 100 µs intervals. The current implementation uses Timer1 to generate interrupts every 100 µs, and the ISR reads the ADC. Measurements show that the interrupt latency varies between 5-20 µs, causing jitter in the sampling.

Design an improved solution to minimize sampling jitter, explaining your approach and implementation.

Solution:

The goal is to reduce sampling jitter by minimizing variations in the time between the timer interrupt and ADC sampling. Here's an improved solution:

Hardware-triggered ADC approach:

1. Use timer to trigger ADC directly:

- Configure Timer1 to generate a trigger signal every 100 µs
- Connect this trigger to the ADC hardware trigger input
- Configure the ADC to start conversion automatically on timer trigger
- Use DMA to transfer ADC results to memory without CPU intervention

2. Implementation details:

```
1 // Configure Timer1
2 void configure_timer(void) {
3     // Enable clock for Timer1
4     RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
5
6     // Set prescaler and period for 100 microsecond interval
7     TIM1->PSC = (SystemCoreClock / 1000000) - 1; // 1 microsecond timer ticks
8     TIM1->ARR = 100 - 1; // 100 microsecond period
9
10    // Configure timer to generate trigger output
11    TIM1->CR2 &= ~TIM_CR2_MMS;
12    TIM1->CR2 |= TIM_CR2_MMS_1; // Update event as trigger output
13
14    // Enable timer
15    TIM1->CR1 |= TIM_CR1_CEN;
16 }
17
18 // Configure ADC with timer trigger
19 void configure_adc(void) {
20     // Enable clocks for ADC and GPIO
21     RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
22     RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
23
24     // Configure GPIO pin as analog input
25     GPIOA->MODER |= GPIO_MODEER_MODERO; // PA0 as analog
26
27     // Configure ADC for timer trigger
28     ADC1->CR2 |= ADC_CR2_EXTEN_0; // Enable external trigger on rising edge
29     ADC1->CR2 |= ADC_CR2_EXTSEL_3; // Select Timer1 TRGO as trigger
30
31     // Configure single conversion on channel 0
32     ADC1->SQR3 = 0; // Channel 0 as first conversion
33     ADC1->SQR1 = 0; // 1 conversion
34
35     // Enable DMA for ADC
36     ADC1->CR2 |= ADC_CR2_DMA;
37
38     // Enable ADC
39     ADC1->CR2 |= ADC_CR2_ADON;
40 }
```

Interrupt Latency Optimization and ADC (continued)

```
1 // Configure DMA for ADC
2 void configure_dma(uint16_t* buffer, uint32_t buffer_size) {
3     // Enable DMA clock
4     RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
5
6     // Configure DMA stream
7     DMA2_Stream0->CR &= ~DMA_SxCR_EN; // Disable DMA during config
8
9     DMA2_Stream0->PAR = (uint32_t)&ADC1->DR; // Source: ADC data register
10    DMA2_Stream0->MOAR = (uint32_t)buffer; // Destination: buffer
11    DMA2_Stream0->NDTR = buffer_size; // Number of data items
12
13    DMA2_Stream0->CR &= ~DMA_SxCR_DIR; // Peripheral to memory
14    DMA2_Stream0->CR |= DMA_SxCR_CIRC; // Circular mode
15    DMA2_Stream0->CR |= DMA_SxCR_PSIZE_0; // Peripheral size: 16 bits
16    DMA2_Stream0->CR |= DMA_SxCR_MSIZ_0; // Memory size: 16 bits
17    DMA2_Stream0->CR |= DMA_SxCR_PL_1; // Priority: high
18
19    // Enable DMA
20    DMA2_Stream0->CR |= DMA_SxCR_EN;
21 }
22
23 // Main application
24 int main(void) {
25     // Sample buffer
26     uint16_t adc_buffer[1000];
27
28     // Configure peripherals
29     configure_timer();
30     configure_adc();
31     configure_dma(adc_buffer, 1000);
32
33     // Process samples in background
34     while (1) {
35         // Process captured samples from adc_buffer
36         // Buffer is continuously updated by DMA
37     }
38 }
39 }
```

3. Advantages of this approach:

- Eliminates interrupt latency completely from the sampling process
- Hardware triggers ADC directly with precise timing
- DMA transfers data without CPU intervention
- CPU is free to process samples when available
- Sampling jitter reduced to hardware timing accuracy (typically sub-µs)

4. Alternative approaches:

- If hardware triggering is not available, optimize the ISR:
 - Set ISR to highest priority
 - Disable all other interrupts during the ISR
 - Make the ISR as short as possible (just start ADC)
 - Use a state variable to track if previous conversion completed
- Use a high-precision external timer dedicated to ADC triggering

This solution eliminates software-induced jitter by leveraging hardware synchronization between the timer and ADC, providing the precise 100 µs sampling interval required.