# Computertechnik 2


Jil Zerndt FS 2025

## Microcontroller

- Microcontroller
- System Bus
- Digital Logic Basics
- Synchronous Bus
- · Control and Status Registers
- Address Decoding
- Slow Slaves (Peripherals)
- Bus Hierarchies
- Accessing Control Registers in C
- Conclusions


#### **Embedded Systems**

- low cost (usb sticks, consumer electronics)
- low power (sensor networks, mobile devices)
- small size (smart cards, wearables)
- real time (anti-lock brakes, process control)
- reliability (medical devices, automotive)
- extreme environment (space, automotive)




#### **Peripherals**

- configurable hardware blocks of a microcontroller
- accepts a specific task from the CPU, executes task and returns result (status, e.g. task completion, error)
- oftentimes interfaces to the outside world many (not all) interact with external MCU pins (grey things very right side of image)
- examples: GPIO, UART, SPI, ADC...



Peripheral Registers the CPU controls and monitors Peripherals through registers

- Registers are arrays of flip-flops (storage elements with two states, i.e. 0 or 1)
- Each flip-flop stores one bit of information
- CPU writes to and reads from registers




A Peripheral typically has multiple registers that can be categorized as:

- Control Registers enable CPU to configure the peripheral
- Status Registers enable CPU to monitor the peripheral
- Data Registers
  enable CPU to exchange data with the peripheral


Memory-mapped Peripheral Registers Distinction between LEDs and DIP switches on the CT-Board:

- ullet Control register o controls states of LEDs
- ullet Status register o monitors states of DIP switches




# CPU access to individual peripheral registers

- ARM & STM map the peripheral registers into the memory address range
- Reference Manual shows the defined addresses Example SPI (Serial Peripheral Interface)




Each column shows a single flip-flop

rce: STM32F42xxx Reference Manual




CPU read/write to peripheral registers How does the CPU write to and read from peripheral registers?

- CPU reads/writes to peripheral registers
- CPU uses memory-mapped I/O to access peripheral registers
- CPU uses load/store instructions to access peripheral registers




 $\Rightarrow$  System Buses

STM32 Microcontroller with CPU, on-chip memory, and peripherals interconnected through the system bus(es)




A distributed system with parallel (simultaneous) processing of data in many peripherals. All under the supervision of the CPU.

Note: ARM calls their system buses AHB (ARM High-performance Bus) and APB (ARM Peripheral Bus). On complex chips, it is state-of-the-art to partition the system bus into multiple interconnected buses.



### System Bus

- Interconnects CPU with memory and peripherals
- CPU acts as master: initiating and controlling all transfers
- Peripherals and memory act as slaves: responding to requests from the CPU
- · System bus is a shared resource




### **Bus Specification**

- Protocol and operations
- Signals
  - Number of Signals
  - Signal descriptions
- Timing
  - Frequency
  - Setup and hold times
- Electrical properties (not in exam)
  - Drive strength
  - Load
- Mechanical requirements (not in exam)

## **Signal Groups**


- Address lines
  - Unidirectional: from Master to slaves
  - Number of lines  $\rightarrow$  size of address space
- Data lines
  - Bidirectional (read/write)
  - Number of lines  $\rightarrow$  data bus width (8, 16, 32, 64 parallel lines of data)
- Example: Cortex-M has 32 address lines rightarrow 4GB address space rightarrow 0x00000000 to 0xFFFFFFFF
- Control signals
  - Control read/write direction
  - Provide timing information
  - Chip select, read/write, etc.



### **Bus Timing Options**


### Synchronous

- Master and slaves use a common clock
   Often a dedicated clock signal from master to slave, but clock can also be encoded in a data signal
- Clock edges control bus transfer on both sides
- Used by most on-chip buses
- Off-chip: DDR and synchronous RAM



### Asynchronous

- Slaves have no access to the master clock
- Control signals carry timing information to allow synchronization
- ullet Widely used for low data-rate off-chip memories rightarrow parallel flash memories and asynchronous RAM



### Multiple devices driving the same data line

What if one device drives a logic 1 (Vcc) and another device drives a logic 0 (Gnd)?

 $\Rightarrow$  Electrical short circuit! rightarrow bus contention (SStreitigkeit")




Figure only shows output paths, input paths are not shown.

CPU defines who drives the data bus at which moment in time:

- write CPU drives bus rightarrow all slave drivers disconnected
- read CPU releases bus rightarrow one slave drives bus (selected through values on address lines, other slave drivers disconnected)

Electrically disconnecting a driver is called  ${\it tri-state}$  or  ${\it high-impedance}$  (Hi-Z) state. (switch)

textbfCHECK IF CORRECT