

Computer Engineering

What is Computer Engineering?


Computer Engineering is where microelectronics and software meet. It involves:

- Architecture and organization of computer systems
- Combines hardware and software to implement a computer
- Applications in embedded systems, information technology, and technical/scientific tools

Basic Hardware Components

A computer system consists of four fundamental components:

- **CPU (Central Processing Unit)**: Processes instructions and data
- **Memory**: Stores instructions and data
- **Input/Output**: Interface to external devices
- **System Bus**: Electrical connection between components



CPU Components

The CPU contains several key components:


- **Core Registers**: Fast but limited storage inside CPU
- **ALU (Arithmetic Logic Unit)**: Performs arithmetic and logic operations
- **Control Unit**: Reads and executes instructions
- **Bus Interface**: Connects CPU to system bus

Memory Types

- **Main Memory (Arbeitsspeicher)**:
 - Connected through System-Bus
 - Access to individual bytes
 - Volatile: SRAM, DRAM
 - Non-volatile: ROM, Flash
- **Secondary Storage**:
 - Connected through I/O
 - Access to blocks of data
 - Non-volatile
 - Examples: HDD, SSD, CD, DVD

Program Translation Process

Translation from source code to executable involves four steps:



1. **Preprocessor**:
 - Text processing
 - Includes header files
 - Expands macros
 - Output: Modified source program
2. **Compiler**:
 - Translates C to assembly
 - CPU-specific code generation
 - Output: Assembly program
3. **Assembler**:
 - Converts assembly to machine code
 - Creates relocatable object file
 - Output: Binary object file
4. **Linker**:
 - Merges object files
 - Resolves dependencies
 - Creates executable program
 - Output: Executable file

Program Compilation Process

To compile and link a program:

1. Create source files (.c) and header files (.h)
2. Run preprocessor to expand includes and macros
3. Compile source files to object files
4. Link object files and libraries
5. Test executable

Simple Program Translation - From Source to Executable

```
1 #include <stdio.h>
2 #define MAX 100
3
4 int main(void) {
5     printf("Max is %d\n", MAX);
6     return 0;
7 }
```

Translation steps:

1. Preprocessor expands include and replaces MAX with 100
2. Compiler converts to assembly language
3. Assembler creates object file
4. Linker combines with C library to create executable

Computer Engineering

What is Computer Engineering?

Computer Engineering is where microelectronics and software meet. It involves:

- Architecture and organization of computer systems
- Combines hardware and software to implement a computer
- Applications in embedded systems, information technology, and technical/scientific tools
- Historical development spanning over 70 years:
 - 1940s: Relay/vacuum tubes
 - 1950s: Transistors
 - 1970s: Integrated circuits (CMOS)
 - Present: Complex microprocessors with billions of transistors


Early Computing Milestones

- 1943: First electronic computer ENIAC (18,000 tubes, 30 tons, 140 kW)
- 1947: First transistor at Bell Labs
- 1971: First microprocessor Intel 4004 (2300 transistors)
- 1978: Intel 8086 (29,000 transistors)
- Modern processors: Over 5 billion transistors

Basic Hardware Components

A computer system consists of four fundamental components:

- **CPU (Central Processing Unit)**: Processes instructions and data
- **Memory**: Stores instructions and data
- **Input/Output**: Interface to external devices
- **System Bus**: Electrical connection between components
 - Address lines: Select memory location
 - Data lines: Transfer data (8/16/32/64 bits)
 - Control signals: Coordinate operations



CPU Components

The CPU contains several key components:

- **Core Registers**: Fast but limited storage inside CPU
- **ALU (Arithmetic Logic Unit)**: Performs arithmetic and logic operations
- **Control Unit**:
 - Reads and executes instructions
 - Controls program flow
 - Manages instruction pipeline
- **Bus Interface**: Connects CPU to system bus

von Neumann Architecture

The fundamental architecture used in most computers:

- Single memory for both data and instructions
- Sequential instruction execution
- Components:
 - Control unit
 - ALU
 - Memory
 - Input/Output
- Key limitation: Memory bottleneck ("von Neumann bottleneck")

Memory Types


- **Main Memory (Arbeitsspeicher):**
 - Connected through System-Bus
 - Access to individual bytes
 - Volatile:
 - * SRAM (Static RAM) - faster, more expensive
 - * DRAM (Dynamic RAM) - needs refresh, cheaper
 - Non-volatile:
 - * ROM - factory programmed
 - * Flash - in-system programmable
- **Secondary Storage:**
 - Connected through I/O
 - Access to blocks of data
 - Non-volatile
 - Examples: HDD, SSD, CD, DVD
 - Slower but cheaper than main memory

Memory Addressing

- Each byte in memory has a unique address
- Address space depends on address bus width:
 - 8-bit address bus: 256 bytes (2^8)
 - 16-bit address bus: 64 KB (2^{16})
 - 32-bit address bus: 4 GB (2^{32})
- Memory map shows allocation of address ranges

Program Translation Process

Translation from source code to executable involves four steps:



1. **Preprocessor:**
 - Text processing
 - Includes header files (`#include`)
 - Expands macros (`#define`)
 - Output: Modified source program (`.i`)
2. **Compiler:**
 - Translates C to assembly
 - CPU-specific code generation
 - Optimization (if enabled)
 - Output: Assembly program (`.s`)
3. **Assembler:**
 - Converts assembly to machine code
 - Creates relocatable object file
 - Generates symbol table
 - Output: Binary object file (`.o`)
4. **Linker:**
 - Merges object files
 - Resolves dependencies
 - Relocates addresses
 - Links with libraries
 - Output: Executable file (`.axf`)

Program Compilation Process

To compile and link a program:

1. Create source files (`.c`) and header files (`.h`)
2. Run preprocessor to expand includes and macros
3. Compile source files to object files
4. Link object files and libraries
5. Test executable

Common compiler flags:

- `-c`: Compile only, don't link
- `-o`: Specify output file name
- `-O[0-3]`: Optimization level
- `-g`: Include debug information

Simple Program Translation - From Source to Executable

```
1 // source.c
2 #include <stdio.h>
3 #define MAX 100
4
5 int main(void) {
6     printf("Max is %d\n", MAX);
7     return 0;
8 }
```

After preprocessing (`.i`):

```
1 // Contents of stdio.h included here
2 int main(void) {
3     printf("Max is %d\n", 100);
4     return 0;
5 }
```

Assembly output (`.s`):

```
1     AREA |.text|, CODE, READONLY
2     EXPORT main
3 main
4     PUSH {LR}
5     LDR R0, =string1
6     LDR R1, =100
7     BL printf
8     MOVS R0, #0
9     POP {PC}
10    ALIGN
11 string1 DCB "Max is %d\n",0
12    END
```

Host vs Target Development

When developing for embedded systems:

- **Host:** Development computer where code is written and compiled
- **Target:** Embedded system where code will run
- **Cross-compilation:** Compiling on host for different target architecture
- **Tool chain:** Complete set of development tools (compiler, linker, debugger)

Understanding assembly language is important because it:

- Helps understand machine-level operation
- Aids in debugging and optimization
- Required for system programming
- Essential for security analysis

Cortex-M Architecture

Core Architecture Overview

The ARM Cortex-M is a 32-bit processor architecture designed for embedded systems:

- Load/store architecture
- 32-bit data path
- Thumb instruction set
- Hardware multiply and optional divide

Core Registers

The Cortex-M has 16 core registers, each 32-bit wide:

- **R0-R7**: Low registers - general purpose
- **R8-R12**: High registers - general purpose
- **R13 (SP)**: Stack Pointer - temporary storage
- **R14 (LR)**: Link Register - return address from procedures
- **R15 (PC)**: Program Counter - address of next instruction

ALU and Flags

The Arithmetic Logic Unit (ALU) is 32-bit wide and supports:


- Arithmetic operations (add, subtract, multiply)
- Logic operations (AND, OR, XOR)
- Compare operations
- Shift and rotate operations

The Application Program Status Register (APSR) contains flags:

- **N**: Negative result
- **Z**: Zero result
- **C**: Carry from operation
- **V**: Overflow occurred

Instruction Set

The Cortex-M uses 16-bit Thumb instructions:



Main instruction types:


- **Data Transfer**: Move, Load, Store operations
- **Data Processing**: Arithmetic, logical, shift operations
- **Control Flow**: Branch and function calls

Basic Assembly Program Structure Example of a simple assembly program:

	Label	Instr.	Operands	Comments
1				
2	demoprg	MOVS	R0, #0xA5	; copy 0xA5 into R0
3		MOVS	R1, #0x11	; copy 0x11 into R1
4		ADDS	R0, R0, R1	; add R0 and R1, store in R0

Assembly Program Sections

Program memory is organized in sections:



Directives for initialized data:

- **DCB**: Define Constant Byte (8-bit)
- **DCW**: Define Constant Half-Word (16-bit)
- **DCD**: Define Constant Word (32-bit)

Directive for uninitialized data:

- **SPACE**: Reserve specified number of bytes

Data Definition Memory layout for different data types:

1	var1	DCB	0x1A	;single byte
2	var2	DCB	0x2B, 0x3C, 0x4D, 0x5E	;byte array
3	var3	DCW	0x6F70, 0x8192	;half-words
4	var4	DCD	0xA3B4C5D6	;word
5	data	SPACE	100	;reserve 100 bytes

Creating Assembly Programs

Steps to create an assembly program:

1. Define program sections (CODE, DATA)
2. Declare any external symbols (IMPORT/EXPORT)
3. Define initialized data using DCx directives
4. Reserve uninitialized data using SPACE
5. Write program code using proper instruction syntax
6. End program with END directive

Cortex-M Architecture

Core Architecture Overview

The ARM Cortex-M is a 32-bit processor architecture designed for embedded systems:

- Load/store architecture
- 32-bit data path
- Thumb instruction set
- Hardware multiply and optional divide
- Harvard architecture variant (separate instruction and data buses)
- Designed for embedded applications:
 - Low cost and power consumption
 - Real-time capabilities
 - Interrupt handling
 - Debug support

Core Registers

The Cortex-M has 16 core registers, each 32-bit wide:

- **R0-R7**: Low registers - general purpose
 - Used by most instructions
 - Parameter passing in functions (R0-R3)
 - Results returned in R0
- **R8-R12**: High registers - general purpose
 - Limited instruction support
 - Often used for temporary storage
- **R13 (SP)**: Stack Pointer
 - Points to current stack position
 - Must be word-aligned (multiple of 4)
- **R14 (LR)**: Link Register
 - Stores return address for function calls
 - Can be saved to stack for nested calls
- **R15 (PC)**: Program Counter
 - Points to next instruction
 - Auto-incremented during execution

ALU and Flags

The Arithmetic Logic Unit (ALU) is 32-bit wide and supports:

- Arithmetic operations:
 - Addition (ADD, ADC)
 - Subtraction (SUB, SBC)
 - Multiplication (MUL)
 - Division (Optional)
- Logic operations:
 - AND, ORR, EOR (XOR)
 - BIC (Bit Clear)
 - MVN (NOT)
- Shift and rotate operations
- Compare operations

The Application Program Status Register (APSR) contains flags:

- **N**: Set when result is negative (bit 31 = 1)
- **Z**: Set when result is zero
- **C**: Set on carry or borrow
- **V**: Set on signed overflow

Instruction suffix 'S' (e.g., ADDS) updates these flags.

Flag Usage Examples

After arithmetic operations with 'S' suffix:

1	MOVS	R0, #0xFF	; R0 = 255 (max unsigned 8-bit)
2	ADDS	R0, #1	; R0 = 0, Z=1, C=1 (overflow)
3			
4	MOVS	R0, #0x7F	; R0 = 127 (max signed 8-bit)
5	ADDS	R0, #1	; R0 = 128, N=1, V=1 (signed overflow)
6			
7	MOVS	R0, #5	
8	SUBS	R0, #10	; R0 = -5, N=1, C=0 (borrow)

Data Transfer

Data Transfer Overview

ARM Cortex-M uses a load/store architecture:

- Memory can only be accessed through load and store instructions
- All other operations work on registers
- Various addressing modes for flexible memory access

Load Instructions

Main load instructions for moving data into registers:

- **MOVS** (Move and Set flags):
 - Register to Register: `MOVS R1, R2`
 - 8-bit immediate: `MOVS R1, #0x1C`
 - Constant: `MOVS R1, #MyConst`
- **LDR** (Load Register):
 - 32-bit literal: `LDR R1, #0xA1B2C3D4`
 - PC-relative: `LDR R1, [PC, #12]`
 - Pseudo instruction: `LDR R1, =MyConst`
 - Register indirect: `LDR R1, [R2]`
- **LDRB** (Load Register Byte):
 - Loads 8-bit value
 - Bits 31 to 8 are set to zero
- **LDRH** (Load Register Half-word):
 - Loads 16-bit value
 - Bits 31 to 16 are set to zero

Store Instructions

Instructions for storing data from registers to memory:

- **STR** (Store Register):
 - Basic store: `STR R1, [R2]`
 - With offset: `STR R1, [R2, #0x04]`
- **STRB** (Store Register Byte):
 - Stores lowest 8 bits of register
- **STRH** (Store Register Half-word):
 - Stores lowest 16 bits of register

Memory Access Example

Loading and storing array elements:

```
AREA my_data, DATA, READWRITE
00000000 11223344 my_array DCD 0x11223344
00000004 55667788 DCD 0x55667788
00000008 99AABBCC DCD 0x99AABBCC
```

```
AREA myCode, CODE, READONLY
. . .


; load base and offset registers
0000007C 4906 LDR R1,my_array ; load address of array
0000007E 4B07 LDR R3,=0x08

; indirect addressing
00000080 680C LDR R4,[R1] ; base R1
00000082 684D LDR R5,[R1,#0x04] ; base R1, immediate offset
00000084 58CE LDR R6,[R1,R3] ; base R1, offset R3
```

Not content of my_array,
but address of my_array

Memory Layout Example

Memory layout for array elements and instructions:



Size considerations:

- Array elements: 3 * 4 Bytes
- Instructions: 5 * 2 Bytes
- Literals (0x08): 1 * 4 Bytes

Memory Access Patterns

Steps for accessing memory:

1. Determine required data size (byte, half-word, word)
2. Choose appropriate load/store instruction
3. Calculate correct memory address
4. Consider alignment requirements
5. Load/store data using proper addressing mode

Basic Data Transfer Operations

Common data transfer operations:

```
1 ;Load operations
2 MOVS R1, #42 ;Load immediate value
3 MOVS R2, R1 ;Copy register
4 LDR R3, =0x1234 ;Load 32-bit constant
5 LDR R4, [R3] ;Load from memory
6 LDRB R5, [R3, #1] ;Load byte with offset
7
8 ;Store operations
9 STR R1, [R2] ;Store word
10 STRB R1, [R2, #4] ;Store byte with offset
11 STRH R1, [R2, R3] ;Store half-word with register offset
```

Arithmetic Operations

Processor Status Flags

APSR (Application Program Status Register) contains important flags affected by arithmetic operations:

- **N** (Negative): Set when result's MSB = 1, used for signed operations
- **Z** (Zero): Set when result = 0, used for both signed/unsigned
- **C** (Carry): Set when unsigned overflow occurs
- **V** (Overflow): Set when signed overflow occurs

Instructions ending with 'S' modify these flags:

- ADDS, SUBS, MOVS, LSLs

Basic Arithmetic Instructions

Core arithmetic operations:

- **ADD/ADDS**: Addition ($A + B$)
- **ADCS**: Addition with Carry ($A + B + c$)
- **ADR**: Address to Register ($PC + A$)
- **SUB/SUBS**: Subtraction ($A - B$)
- **SBCS**: Subtraction with carry/borrow ($A - B - !c$)
- **RSBS**: Reverse Subtract ($-1 \cdot A$)
- **MULS**: Multiplication ($A \cdot B$)

Two's Complement

For negative numbers:

- Two's complement: $A = !A + 1$
- Used for representing signed numbers
- Enables using same hardware for addition and subtraction

Carry and Overflow


Unsigned Operations:

- Addition: $C = 1$ indicates carry (result too large)
- Subtraction: $C = 0$ indicates borrow (result negative)


Signed Operations:

- Addition: $V = 1$ if overflow with operands of same sign
- Subtraction: $V = 1$ if overflow with operands of opposite signs

Multi-Word Addition Adding 96-bit values using ADCS:



Multi-Word Subtraction Subtracting 96-bit values using SBCS:



```

1 SUBS R1, R1, R4 ; Subtract least significant
  words
2 SBCS R2, R2, R5 ; Subtract middle words with
  borrow
3 SBCS R3, R3, R6 ; Subtract most significant
  words with borrow

```

Addition and Subtraction Examples Addition with carry (13d + 7d):

```

1101 (13d)
0111 (7d)
----
0100 (20d = 16d + 4d)


```

Subtraction with borrow (6d - 14d):

```

0110 (6d)
+ 0010 (TC of 14d)
----
1000 (8d - 16d = -8d)

```



Arithmetic Operations

Steps for arithmetic operations:

1. Determine if operation is signed or unsigned
2. Choose appropriate instruction (with or without 'S')
3. Consider potential carry/overflow conditions
4. For multi-word operations:
 - Start with least significant words
 - Use carry-aware instructions for higher words
 - Track flags through operation
5. Check relevant flags after operation

Logic, Shift and Rotate Instructions

Logic Instructions


Base logic operations (affect only N and Z flags):

- **ANDS**: Bitwise AND (Rdn & Rm, a & b)
- **BICS**: Bit Clear (Rdn & !Rm, a & b)
- **EORS**: Exclusive OR (Rdn \$Rm, a ^ b)
- **MVNS**: Bitwise NOT (!Rm, a)
- **ORRS**: Bitwise OR (Rdn # Rm, a | b)

Shift and Rotate Instructions

Shift operations for binary manipulation:

- **LSLS**: Logical Shift Left ($2^n \cdot Rn, 0 \rightarrow \text{LSB}$)
- **LSRS**: Logical Shift Right ($2^{-n} \cdot Rn, 0 \rightarrow \text{MSB}$)
- **ASRS**: Arithmetic Shift Right ($R^{-n}, \pm \text{MSB} \rightarrow \text{MSB}$)
- **RORS**: Rotate Right (LSB \rightarrow MSB)



Integer Casting

Extension (adding bits):

- **Zero Extension** (unsigned):
 - Fill left bits with zero
 - Example: 1011 \rightarrow 00001011
- **Sign Extension** (signed):
 - Copy sign bit to the left
 - Example: 1011 \rightarrow 11111011

Truncation (removing bits):

- Signed: May change sign
- Unsigned: Results in modulo operation

Integer Ranges by Word Size 8-bit integers:

- Unsigned: 0 to 255 (0x00 to 0xFF)
- Signed: -128 to 127 (0x80 to 0x7F)

16-bit integers:

- Unsigned: 0 to 65,535 (0x0000 to 0xFFFF)
- Signed: -32,768 to 32,767 (0x8000 to 0x7FFF)

32-bit integers:

- Unsigned: 0 to 4,294,967,295 (0x00000000 to 0xFFFFFFFF)
- Signed: -2,147,483,648 to 2,147,483,647 (0x80000000 to 0x7FFFFFFF)

Logical Operations Common logic operations:

```

1 ; Logic operations
2 ANDS R0, R1 ; R0 = R0 AND R1
3 BICS R0, R1 ; R0 = R0 AND NOT R1
4 EORS R0, R1 ; R0 = R0 XOR R1
5 MVNS R0, R1 ; R0 = NOT R1
6 ORRS R0, R1 ; R0 = R0 OR R1
7
8 ; Shift operations
9 LSLS R0, R1, #2 ; R0 = R1 << 2 (multiply by 4)
10 LSRS R0, R1, #1 ; R0 = R1 >> 1 (divide by 2)
11 ASRS R0, R1, #2 ; R0 = R1 >> 2 (signed divide
  by 4)
12 RORS R0, R1, #1 ; Rotate R1 right by 1 bit

```

Using Logic and Shift Instructions

Steps for bit manipulation:

1. Identify required operation (AND, OR, XOR, NOT, shift)
2. Choose appropriate instruction
3. Consider effect on flags if relevant
4. For shifts:
 - LSLS for multiplication by 2^n
 - LSRS for unsigned division by 2^n
 - ASRS for signed division by 2^n
5. For logic:
 - ANDS for bit masking
 - ORRS for bit setting
 - BICS for bit clearing
 - EORS for bit toggling

Control Structures

Branch Instructions

Branch instructions control program flow:

Unconditional Branches		Conditional Branches		Overview																																
<ul style="list-style-type: none">B (immediate)<ul style="list-style-type: none">DirectRelativeBX (Branch and Exchange)<ul style="list-style-type: none">Branch and ExchangeIndirectAbsolute	<i>B label</i>	Flag-dependent and arithmetic branches <ul style="list-style-type: none">IndirectAbsolute		Type <ul style="list-style-type: none">Unconditional Branch alwaysConditional Branch if condition is met Address hand-over <ul style="list-style-type: none">Direct Target addresses part of instructionIndirect Target address in register Address of target <ul style="list-style-type: none">Relative Target address relative to PCAbsolute Absolute address																																
Flag dependent instruction																																				
Unsigned <ul style="list-style-type: none">Higher and Lower																																				
	<table><thead><tr><th>Symbol</th><th>Condition</th><th>Flag</th></tr></thead><tbody><tr><td>EQ</td><td>Equal</td><td>Z == 1</td></tr><tr><td>NE</td><td>Not equal</td><td>Z == 0</td></tr><tr><td>MI</td><td>Minus/negative</td><td>N == 1</td></tr><tr><td>PL</td><td>Plus/positive or zero</td><td>N == 0</td></tr><tr><td>VS</td><td>Overflow</td><td>V == 1</td></tr><tr><td>VVC</td><td>No overflow</td><td>V == 0</td></tr><tr><td>GE</td><td>Signed greater than or equal</td><td>N == V</td></tr><tr><td>LT</td><td>Signed less than</td><td>N != V</td></tr><tr><td>GT</td><td>Signed greater than</td><td>Z == 0 and M == V</td></tr><tr><td>LE</td><td>Signed less than or equal</td><td>Z == 1 or N != V</td></tr></tbody></table>	Symbol	Condition	Flag	EQ	Equal	Z == 1	NE	Not equal	Z == 0	MI	Minus/negative	N == 1	PL	Plus/positive or zero	N == 0	VS	Overflow	V == 1	VVC	No overflow	V == 0	GE	Signed greater than or equal	N == V	LT	Signed less than	N != V	GT	Signed greater than	Z == 0 and M == V	LE	Signed less than or equal	Z == 1 or N != V		
Symbol	Condition	Flag																																		
EQ	Equal	Z == 1																																		
NE	Not equal	Z == 0																																		
MI	Minus/negative	N == 1																																		
PL	Plus/positive or zero	N == 0																																		
VS	Overflow	V == 1																																		
VVC	No overflow	V == 0																																		
GE	Signed greater than or equal	N == V																																		
LT	Signed less than	N != V																																		
GT	Signed greater than	Z == 0 and M == V																																		
LE	Signed less than or equal	Z == 1 or N != V																																		
Signed <ul style="list-style-type: none">Greater and Less	<table><thead><tr><th>Symbol</th><th>Condition</th><th>Flag</th></tr></thead><tbody><tr><td>EQ</td><td>Equal</td><td>Z == 1</td></tr><tr><td>NE</td><td>Not equal</td><td>Z == 0</td></tr><tr><td>HS (=CS)</td><td>Unsigned higher or same</td><td>C == 0</td></tr><tr><td>LO (=CC)</td><td>Unsigned lower</td><td>C == 1</td></tr><tr><td>HI</td><td>Unsigned higher</td><td>C == 1 and Z == 0</td></tr><tr><td>LS</td><td>Unsigned lower or same</td><td>C == 0 or Z == 1</td></tr></tbody></table>	Symbol	Condition	Flag	EQ	Equal	Z == 1	NE	Not equal	Z == 0	HS (=CS)	Unsigned higher or same	C == 0	LO (=CC)	Unsigned lower	C == 1	HI	Unsigned higher	C == 1 and Z == 0	LS	Unsigned lower or same	C == 0 or Z == 1														
Symbol	Condition	Flag																																		
EQ	Equal	Z == 1																																		
NE	Not equal	Z == 0																																		
HS (=CS)	Unsigned higher or same	C == 0																																		
LO (=CC)	Unsigned lower	C == 1																																		
HI	Unsigned higher	C == 1 and Z == 0																																		
LS	Unsigned lower or same	C == 0 or Z == 1																																		


```
graph TD
    branch --> conditional
    branch --> unconditional
    conditional --> direct_cond[direct<br/>relative to PC]
    conditional --> indirect_cond[indirect<br/>relative to register]
    unconditional --> direct_uncond[direct<br/>relative to PC]
    unconditional --> indirect_uncond[indirect<br/>absolute to register]
```

Compare and Test	
<ul style="list-style-type: none">TSTCMP	And without changing the value SUBS without changing the value

Selection (IF-ELSE)

```
int32_t nr;
int32_t isPositive;

...
if (nr >= 0) {
    isPositive = 1;
}
else {
    isPositive = 0;
}
```



Switch Statement Implementation C code example:

```
1 uint32_t result, n;
2 switch (n) {
3     case 0:
4         result += 17;
5         break;
6     case 1:
7         result += 13;
8         //fall through
9     case 3:
10    case 5:
11        result += 37;
12        break;
13    default:
14        result = 0;
15 }
```

Assembly implementation with jump table:


```
1 NR_CASES EQU 6
2 case_switch CMP R1, #NR_CASES
3 BHS case_default
4 LSLS R1, #2 ; * 4
5 LDR R7, =jump_table
6 LDR R7, [R7, R1]
7 BX R7
8
9 case_0 ADDS R2, R2, #17
10 B end_sw_case
11 case_1 ADDS R2, R2, #13
12 case_3_5 ADDS R2, R2, #37
13 B end_sw_case
14 case_default MOV R2, #0
15 end_sw_case ...
16
17 jump_table DCD case_0
18 DCD case_1
19 DCD case_default
20 DCD case_3_5
21 DCD case_default
22 DCD case_3_5
```

Loop Types

Three main types of loops:

```
int32_t nr;
int32_t sum;
...
sum = 0;
do {
    sum += nr;
} while (sum < 100);
```

Do-While (Post-Test Loop):



While (Pre-Test Loop):

C	Assembly
#include <utils_ctboard.h> #include <stdint.h> ... int32_t count = 0; for(i = 0; i < 10; i++) { count++; }	AREA prog; THUMB main PROC EXPORT main LDR R6, #0 LDR R0, #0 LDR R7, #0 LDR R1, #0 B count loop ADDS R0, R0, #1 ADD R1, R1, R0 cond CMP R1, #10 BLT loop STR R0, #0 STR R1, #0 endless B end ENDP
i count	AREA prog; DCD 0 DCD 0 END

For Loop (Pre-Test Loop):

Implementing Control Structures

Steps for implementing control structures:

- Choose appropriate control structure:
 - If-then-else for simple decisions
 - Switch for multiple cases with same variable
 - Loops for repeated operations
- For switches:
 - Create jump table
 - Calculate offset based on case value
 - Handle default case
- For loops:
 - Initialize counter/condition
 - Place condition check appropriately
 - Ensure proper exit condition
 - Update variables correctly

Basic Control Structures Example implementations:

```
1      ; If-then-else
2      CMP     R0, #0      ; Compare value
3      BEQ     else_label  ; Branch if equal
4      ; then code
5      B       endif_label
6  else_label
7      ; else code
8  endif_label
9
10     ; While loop
11     B       while_cond   ; Jump to condition
12 while_loop
13     ; loop body
14 while_cond
15     CMP     R0, #10      ; Check condition
16     BLT     while_loop   ; Branch if less than
17
18     ; Do-while loop
19 do_loop
20     ; loop body
21     CMP     R0, #10      ; Check condition
22     BLT     do_loop      ; Branch if less than
```

Subroutines and Stack

Subroutine Basics

Key elements of subroutines:

- Label to identify subroutine entry point
- Return instruction (BX LR) to exit
- Proper register management

Simple Subroutine Multiply by 3 implementation:

```
1  MulBy3  MOV     R4, R0      ; Save input value
2          LSLS    R0, #1      ; Multiply by 2
3          ADD     R0, R4      ; Add original value
4          BX      LR          ; Return
```

Stack Operations

Stack characteristics:

- **Stack Area:** Continuous RAM section
- **Stack Pointer (SP):** R13, points to last written value
- **Direction:** Full-descending (grows toward lower addresses)
- **Alignment:** Word-aligned (4 bytes)
- **Data Size:** 32-bit words only

Main operations:

- **PUSH:** Decrements SP, then stores words
- **POP:** Loads words, then increments SP

Stack constraints:

- Number of PUSH and POP operations must match
- SP must stay between stack-limit and stack-base

```
ADDR_LED_31_0 EQU 0x60000100
LED_PATTERN EQU 0xA55A5AA5

subrExample    PUSH    {R4,R5,LR}

                ; write pattern to LEDs
                LDR     R4,=ADDR_LED_31_0
                LDR     R5,=LED_PATTERN
                STR     R5,[R4]

                BL      write7seg

                POP     {R4,R5,PC}
```

Save LR and registers used by subroutine

Call another subroutine

Restore registers and PC

Stack Operations Implementation PUSH implementation:

```
1      ; PUSH {R2,R3,R6}
2      SUB     SP, SP, #12    ; Reserve stack space
3      STR     R2, [SP]       ; Store R2
4      STR     R3, [SP, #4]   ; Store R3
5      STR     R6, [SP, #8]   ; Store R6
```

POP implementation:

```
1      ; POP {R2,R3,R6}
2      LDR     R2, [SP]       ; Restore R2
3      LDR     R3, [SP, #4]   ; Restore R3
4      LDR     R6, [SP, #8]   ; Restore R6
5      ADD     SP, SP, #12    ; Free stack space
```

Using Subroutines and Stack

Steps for implementing subroutines:

1. Define subroutine entry point with label
2. Save registers that will be modified
 - Use PUSH at start
 - Include LR if calling other subroutines
3. Implement subroutine logic
4. Restore registers in reverse order
 - Use POP before return
 - Can return using POP ..., PC if LR was saved
5. Return using BX LR if LR wasn't saved

Important considerations:

- Always maintain stack alignment
- Match PUSH/POP pairs exactly
- Be careful with SP manipulation
- Consider nesting depth for stack space

Parameter Passing

Parameter Passing Methods

Data can be passed between functions through:

- **Registers:** Fast, limited number available
- **Global Variables:** Shared memory space
- **Stack:**
 - Caller: PUSH parameters onto stack
 - Callee: Access via LDR from stack

ARM Procedure Call Standard

Parameter Passing:


- First four arguments use R0-R3
- Additional parameters go on stack

Return Values:

- **Small Values** (≤ 32 bits):
 - Return in R0
 - Zero/sign extend if needed
- **Double Word** (64 bits): R0/R1
- **128-bit Values:** R0-R3
- **Larger Values:**
 - Store in memory
 - Return pointer in R0

Register Usage:

- **R0-R3:** Arguments/results (caller-saved)
- **R4-R11:** Local variables (callee-saved)
- **R12:** IP - scratch register
- **R13:** SP - stack pointer
- **R14:** LR - link register
- **R15:** PC - program counter



Reentrancy

Handling recursive function calls:

- Each call needs its own data set
- Registers/globals get overwritten
- Solution: Use stack for local storage

Parameter Passing Methods Global variable approach (not recommended):

```
1 .data
2 value DCD 0 ; Global variable
3
4 .text
5 func LDR R0, =value ; Load address
6     LDR R1, [R0] ; Get value
7     ; Process value
8     STR R1, [R0] ; Store result
```

Register-based approach (preferred):

```
1 func PUSH {R4, LR} ; Save registers
2     ; R0 contains input parameter
3     MOV R4, R0 ; Save parameter
4     ; Process value in R4
5     MOV R0, R4 ; Set return value
6     POP {R4, PC} ; Restore and return
```

Implementing Function Calls

Steps for calling functions:

1. Caller's responsibilities:
 - Place parameters in R0-R3
 - Push additional parameters on stack
 - Save caller-saved registers if needed
2. Callee's responsibilities:
 - Save callee-saved registers used
 - Save LR if making other calls
 - Process parameters
 - Place return value in R0
 - Restore saved registers

Important considerations:


- Avoid global variables for parameter passing
- Use registers for efficiency
- Follow ARM calling convention strictly
- Consider stack usage in recursive functions

Modular Coding and Linking

Modular Programming Overview

Program code is divided into modules with:

- Each source file compiled into separate object file
- All object files linked into single executable
- Clear interfaces between modules



Benefits of Modular Programming

Key advantages:

- **Team Development:**
 - Multiple developers working on same codebase
 - Clear ownership of modules
- **Code Organization:**
 - Logical partitioning of functionality
 - Easier code reuse
- **Development Efficiency:**
 - Individual module testing
 - Faster compilation (only changed modules)
 - Reusable library creation
- **Language Integration:**
 - Mix C and assembly modules
 - Language-specific optimizations

Module Linkage

Keywords for controlling module interfaces:

- **EXPORT:** Make symbol available to other modules
- **IMPORT:** Use symbol from another module
- Internal symbols: Neither IMPORT nor EXPORT

```
; main.s
AREA myCode, CODE, READONLY
EXPORT main
IMPORT square
main PROC
    LDR    r0, a_adr
    LDR    r0, [r0, #0] ; a
    BL     square
    ...
ENDP
a_adr DCD a
b_adr DCD b

AREA myData, DATA
a DCD 0x00000005
b DCD 0x00000007
```

Annotations:
- **usable outside of module main** points to `EXPORT main`
- **from module square** points to `IMPORT square`

Object Files


ELF format contains:

- **Code Section:**
 - Program code and constants
 - Based at address 0x0
- **Data Section:**
 - Global variables
 - Based at address 0x0
- **Symbol Table:**
 - All symbols and their attributes
 - Global/local status
 - References to external symbols
- **Relocation Table:**
 - Instructions for adjusting addresses
 - Applied during linking process

Linker Operation

Main tasks:

- Merge code sections from all objects
 - Merge data sections from all objects
 - Resolve symbol references between modules
 - Relocate addresses to final positions
- Output is ARM Executable File (AXF):



Module Interface Example

```
1      ; Module A - Defining function
2      AREA myCode, CODE, READONLY
3      EXPORT myFunction      ; Make available externally
4      myFunction
5          PUSH    {LR}
6          ; function code here
7          POP     {PC}
8
9      ; Module B - Using function
10     AREA myCode, CODE, READONLY
11     IMPORT myFunction      ; Use external function
12
13     BL     myFunction      ; Call the function
```

Creating Modular Programs

Steps for modular development:

1. Design module structure:
 - Identify clear boundaries
 - Define interfaces
2. Create individual modules:
 - Declare IMPORT/EXPORT
 - Implement functionality
3. Compile modules separately
4. Link modules:
 - Resolve references
 - Create executable
5. Test integrated system

Exceptional Control Flow

Exception Types

Two main categories of exceptions:

Interrupt Sources:

- Peripherals requesting immediate CPU attention
- Software-generated interrupts
- Asynchronous to instruction execution


System Exceptions:

- **Reset:** Processor restart
- **NMI:** Non-maskable Interrupt (cannot be ignored)
- **Faults:** Undefined instructions, errors
- **System Calls:** OS services (SVC and PendSV)

Interrupt Control

PRIMASK register controls interrupt handling:

- Single bit controls all maskable interrupts
- Reset state: PRIMASK = 0 (interrupts enabled)
- Control methods:
 - Assembly: CPSID i (disable), CPSIE i (enable)
 - C: __disable_irq(), __enable_irq()



Context Storage

Interrupt handling requires automatic context saving:

ISR Entry:

- Stores on stack:
 - xPSR, PC, LR, R12
 - R0-R3 (caller-saved registers)
- Stores EXC_RETURN in LR


ISR Exit:

- Via BX LR or POP ..., PC
- Restores from stack:
 - R0-R3, R12, LR, PC
 - xPSR

Polling vs Interrupts

Polling Approach:

- Periodic status register checks
- Synchronous with main program
- **Advantages:**
 - Simple implementation
 - Predictable timing
 - No extra hardware needed
- **Disadvantages:**
 - CPU wastes time waiting
 - Reduced system throughput
 - Longer response times



Interrupt Approach:

- Hardware-triggered event handling
- Asynchronous to main program
- **Advantages:**
 - Efficient CPU usage
 - Quick response times
 - Better system throughput
- **Disadvantages:**
 - More complex implementation
 - Harder to debug
 - Timing less predictable

Basic ISR Implementation

```
1 ; Interrupt Service Routine
2 EXPORT MyISR
3 MyISR
4 PUSH    {R4-R7, LR}    ; Save registers
5
6 ; Handle interrupt here
7 ; R0-R3 already saved automatically
8
9 POP     {R4-R7, PC}    ; Restore and return
```

Implementing Interrupt Handlers

Steps for implementing interrupt handlers:

1. Define interrupt vector
2. Save necessary context
3. Handle the interrupt
4. Clear interrupt flag
5. Restore context
6. Return from interrupt

Important considerations:

- Keep ISRs short
- Handle critical tasks only
- Be aware of nested interrupts
- Protect shared resources

Increasing System Performance

Performance Optimization Trade-offs

Optimizing for	Drawbacks on
Higher speed	Power, cost, chip area
Lower cost	Speed, reliability
Zero power consumption	Speed, cost
Super reliable	Chip area, cost, speed
Temperature range	Power, cost, lifetime

Instruction Set Architectures

RISC (Reduced Instruction Set Computer):

- Few instructions with uniform format
- Fast decoding, simple addressing
- Less hardware → higher clock rates
- More chip space for registers (up to 256)
- Load-store architecture reduces memory access
- CPU works at full speed on registers
- Enables shorter, efficient pipelines

■ RISC

- Load / Store Architecture
- Data processing instructions only available on registers

■ CISC

- One of the operands of an instruction may directly be a memory location

Example: **Balance = Balance + Credit**

```
LDR    R0,=Credit
LDR    R1,[R0]
LDR    R0,=Balance
LDR    R3,[R0]
ADDS   R2,R1,R3
STR    R2,[R0]
```

```
MOV    AX, [Credit]
ADD    [Balance], AX
```

CISC (Complex Instruction Set Computer):

- More complex instruction set
- Lower memory usage for programs
- Potential performance gain for short programs
- More complex hardware required

Computer Architectures


Von Neumann Architecture:

- Single memory for program and data
- Single bus system between CPU and memory




Harvard Architecture:

- Separate program and data memories
- Two sets of address/data buses
- Originally from Harvard Mark I




Pipelining

Process of fetching next instruction while current one decodes:



Pipeline Stages (Example):

- Fetch (Fe): Read instruction - 3ns
- Decode (De): Process instruction - 4ns
- Execute (Ex): Execute and writeback - 5ns



Advantages:

- Uniform execution time per stage
- Significant performance improvement
- Simpler hardware per stage

Disadvantages:

- Blocking stages affect whole pipeline
- Memory access conflicts between stages

Pipeline Performance

Without pipelining:

$$\frac{\text{Instructions}}{\text{second}} = \frac{1}{\text{Instruction delay}}$$

With pipelining:


$$\frac{\text{Instructions}}{\text{second}} = \frac{1}{\text{Max stage delay}}$$

Note: Pipeline must be filled first

Pipeline Execution

Optimal Case:

- Register-only operations
- 6 instructions in 6 cycles
- CPI = 1 (Cycles Per Instruction)



LDR Special Case:


- 6 instructions in 7 cycles due to memory access
- Pipeline stalls for memory read
- CPI = 1.2

Pipeline Hazards and Optimization

Control Hazards:

- Branch decisions in execute stage
- Pipeline stalls for taken branches

```
00000000 4288    CMP    R0,R1    ; R0 > R1 ?
00000002 D802    BHI     go_on   ; if higher -> go_on
00000004 000A    MOVS    R2,R1    ; otherwise exchange regs
00000006 0001    MOVS    R1,R0
00000008 0010    MOVS    R0,R2
0000000A 2305    go_on    MOVS    R3,#5
0000000C ...
```



Optimization Techniques:

- Branch prediction based on history
- Instruction prefetch
- Out-of-order execution

Optimization Limits:

- Security vulnerabilities (Meltdown, Spectre)
- Complex optimizations increase risk

Parallel Computing

Different approaches to parallelism:

- **Vector Processing:** Single instruction processes multiple data
- **Multithreading:** Multiple threads share CPU
- **Multicore:** Multiple CPU cores on one chip
- **Multiprocessor:** Multiple CPUs in system

Optimizing System Performance

Steps for performance optimization:

1. Analyze performance bottlenecks
2. Choose appropriate architecture:
 - RISC vs CISC based on application
 - Consider memory architecture
3. Implement pipelining:
 - Balance stage delays
 - Handle hazards appropriately
4. Consider parallelization options
5. Evaluate security implications

