Beilage GPIO CT2 / CTIT2

## **Datenblattauszug GPIO**

Boundary address	Peripheral	Bus	Register map
0x4004 0000 - 0x4007 FFFF	USB OTG HS		Section 35.12.6: OTG_HS register map on page 1445
0x4002 B000 - 0x4002 BBFF	DMA2D		Section 11.5: DMA2D registers on page 349
0x4002 9000 - 0x4002 93FF			
0x4002 8C00 - 0x4002 8FFF			
0x4002 8800 - 0x4002 8BFF	ETHERNET MAC		Section 33.8.5: Ethernet register maps on page 1214
0x4002 8400 - 0x4002 87FF			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
0x4002 8000 - 0x4002 83FF			
0x4002 6400 - 0x4002 67FF	DMA2	Ť	0 15 40 5 44 5 44 5 4
0x4002 6000 - 0x4002 63FF	DMA1	1	Section 10.5.11: DMA register map on page 332
0x4002 4000 - 0x4002 4FFF	BKPSRAM	Ť	
0x4002 3C00 - 0x4002 3FFF	Flash interface register		Section 3.9: Flash interface registers
0x4002 3800 - 0x4002 3BFF	RCC	AHB1	Section 7.3.25: RCC register map on page 263
0x4002 3000 - 0x4002 33FF	CRC		Section 4.4.4: CRC register map on page 114
0x4002 2800 - 0x4002 2BFF	GPIOK	1	Santing 8 4 44. CB/O maintain man and 204
0x4002 2400 - 0x4002 27FF	GPIOJ	1	Section 8.4.11: GPIO register map on page 284
0x4002 2000 - 0x4002 23FF	GPIOI	1	
0x4002 1C00 - 0x4002 1FFF	GPIOH		
0x4002 1800 - 0x4002 1BFF	GPIOG	1	
0x4002 1400 - 0x4002 17FF	GPIOF		
0x4002 1000 - 0x4002 13FF	GPIOE	1	Section 8.4.11: GPIO register map on page 284
0x4002 0C00 - 0x4002 0FFF	GPIOD		
0x4002 0800 - 0x4002 0BFF	GPIOC	1	
0x4002 0400 - 0x4002 07FF	GPIOB	1	
0x4002 0000 - 0x4002 03FF	GPIOA	1	
0x4001 6800 - 0x4001 6BFF	LCD-TFT	ADDO	Section 16.7.26: LTDC register map on page 504
0x4001 5800 - 0x4001 5BFF	SAI1	APB2	Section 29.17.9: SAI register map on page 944
0x4001 5400 - 0x4001 57FF	SPI6	ADDC	0.00
0x4001 5000 - 0x4001 53FF	SPI5	APB2	Section 28.5.10: SPI register map on page 906

#### 8.4.1 GPIO port mode register (GPIOx\_MODER) (x = A..I/J/K)

Address offset: 0x00

Reset values:

- 0xA800 0000 for port A
- 0x0000 0280 for port B
- 0x0000 0000 for other ports

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MODER15[1:0]		MODER14[1:0]		MODER13[1:0]		MODER12[1:0]		MODER11[1:0]		MODER10[1:0]		MODER9[1:0]		MODER8[1:0]	
rw	rw	rw	rw	rw	rw										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MODE	MODER7[1:0]		MODER6[1:0]		MODER5[1:0]		MODER4[1:0]		MODER3[1:0]		MODER2[1:0]		R1[1:0]	MODER0[1:0]	
rw	rw	rw	rw	rw	rw										

Bits 2y:2y+1 MODERy[1:0]: Port x configuration bits (y = 0..15)

These bits are written by software to configure the I/O direction mode.

00: Input (reset state)

01: General purpose output mode 10: Alternate function mode 11: Analog mode

13.04.2018 FS 2018, ZHAW CT

Beilage GPIO CT2 / CTIT2

### 8.4.2 GPIO port output type register (GPIOx\_OTYPER)

(x = A..I/J/K)

Address offset: 0x04 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OT15	OT14	OT13	OT12	OT11	OT10	OT9	OT8	017	OT6	OT5	OT4	OT3	OT2	OT1	ОТО
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 OTy: Port x configuration bits (y = 0..15)

These bits are written by software to configure the output type of the I/O port.

0: Output push-pull (reset state)

1: Output open-drain

#### 8.4.3 GPIO port output speed register (GPIOx\_OSPEEDR) (x = A..I/J/K)

Address offset: 0x08

Reset values:

- 0x0000 00C0 for port B
- 0x0000 0000 for other ports

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
OSPEEDR15 [1:0]		OSPEEDR14 [1:0]		OSPEEDR13 [1:0]		OSPEEDR12 [1:0]		OSPEEDR11 [1:0]		OSPEEDR10 [1:0]		OSPEEDR9 [1:0]		OSPEEDR8 [1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OSPEE	OSPEEDR7[1:0]		OSPEEDR6[1:0]		OSPEEDR5[1:0]		OSPEEDR4[1:0]		DR3[1:0]	OSPEE	DR2[1:0]	OSPE [1	EDR1 :0]	OSPE 1:	EDRO 0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 2y:2y+1 OSPEEDRy[1:0]: Port x configuration bits (y = 0..15)

These bits are written by software to configure the I/O output speed.

00: Low speed

01: Medium speed

10: Fast speed

11: High speed

Note: Refer to the product datasheets for the values of OSPEEDRy bits versus V<sub>DD</sub> range and external load.

# 8.4.4 GPIO port pull-up/pull-down register (GPIOx\_PUPDR) (x = A...I/J/K)

Address offset: 0x0C

Reset values:

- 0x6400 0000 for port A
- 0x0000 0100 for port B
- 0x0000 0000 for other ports

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
PUPDE	PUPDR15[1:0]		PUPDR14[1:0]		PUPDR13[1:0]		PUPDR12[1:0]		PUPDR11[1:0]		PUPDR10[1:0]		PUPDR9[1:0]		PUPDR8[1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
PUPD	R7[1:0]	PUPDR6[1:0]		PUPDR5[1:0]		PUPDR4[1:0]		PUPDR3[1:0]		PUPDR2[1:0]		PUPD	R1[1:0]	PUPDR0[1:0]		
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	

Bits 2y:2y+1 PUPDRy[1:0]: Port x configuration bits (y = 0..15)

These bits are written by software to configure the I/O pull-up or pull-down

00: No pull-up, pull-down

01: Pull-up

10: Pull-down

11: Reserved

FS 2018, ZHAW CT 13.04.2018