

CHAMP

R.W.COLES B.CULLEN

PART NINE

WITH the circuit details of CHAMP-PROG behind us, this month we can move on to consider the construction of the main board, power supply and plinth, and to an examination of the PROMPT firmware program. Anyone who has already built CHAMP itself should have no problems with CHAMP-PROG, because the techniques required will have already become familiar.

CIRCUIT BOARD

Most of the CHAMP-PROG circuitry is mounted on a piece of Veroboard measuring 165mm by 225mm, and this has to be cut from a larger sheet, of the same type as was used for the CHAMP main board. When the board has been cut to size, the three unperforated copper strips which run along the two long edges should be removed by easing up each of their ends with a sharp knife and then carefully pulling them away from the board along their entire length. The removal of these strips makes for easier insertion of the board into the card guide supports, and insertion can be further eased by chamfering the four board corners with a fine file.

The required track cuts and component positions are detailed in Fig. 9.3 and it is a good idea to study the component layout at this stage so that when construction starts you will "know-your-way-around". There are three distinct circuit areas on the board, the top quarter being occupied by the regulator components, the next quarter by the timing generator and the lower half by the CHAMP interface and the data and address circuits. The layout chosen provides plenty of room in which to work and makes fault finding fairly easy.

Track cuts can be made right at the start, which makes life easier later but requires great care initially to prevent errors creeping in. Alternatively they can be incorporated as construction proceeds so that some layout flexibility is retained.

CONNECTING UP

The circuitry on the CHAMP-PROG board is a fair mixture of digital and analogue integrated circuits and discrete components, and of course high voltages will be present during operation. Needless to say, great care must be taken during wiring-up to avoid expensive mistakes. A wiring error on the prototype caused a transistor to quite literally "blow its top" when power was first

applied! One consolation though, faults on this kind of circuitry are usually easy to locate, just watch out for the smoke signals!

As with the CHAMP main board, Soldercon pins are recommended for every integrated circuit, but not for the 16 and 24 way connector socket positions where standard or low-profile sockets are best. Remember to leave the bandolier attached to the Soldercon pins until construction is complete, and be sure not to plug in the 4265 mos chips until the debugging process is over.

Using the Soldercon pins and sockets as a reference framework, wiring up is carried out using Fig. 8.2. Kynar wire is highly recommended for the interconnection of all logic circuitry address and data drivers, although sturdier single core PVC covered wire is better for the +5V, -10V and +80V interconnections because of its higher current rating and higher voltage insulation.

TESTING

The complex timing generator and voltage regulator circuitry lends itself well to being tested in isolation without benefit of PROMPT software or 4265 interface chip. Before testing can take place, +5V and -10V supplies must be connected, and the 80V supply will have to be built using the circuit of Fig. 9.1 and the layout shown in Fig. 9.2.

To start the testing procedure, first connect pin 1 of IC1 to 0V temporarily to enable the timing generator to free-run (this can be achieved by grounding pin 11 of the vacant IC8 socket if desired). Next apply the +5V and -10V power, but not the +80V supply and examine the timing generator waveforms at the Q and \overline{Q} outputs of the 74123 using an oscilloscope set to measure pulse amplitudes of a few volts and pulse durations of a few milliseconds.

At IC1 pin 13 you should be able to see narrow pulses with a 15ms separation. If the pulses you see are separated by much more or less than this, the value of fixed resistor R3 should be changed to compensate. A timing accuracy of ± 10 per cent should be the target.

On IC2 pin 13 a series of 3.25ms wide pulses should be obtained, and of course the width of these pulses can be accurately set using VR1. On IC3 pin 12 the pulses should be set to a width of 3.0ms using VR2, and on IC2 pin 12 pulses about 60μ s wide should be observed. Finally on IC3 pin 13, pulses of about 155μ s width should be visible.

REGULATOR OUTPUTS

If the monostable circuits are operating correctly and VR1 and VR2 have been properly adjusted, the next step is to set VR3 to its mid-travel position (Remember that all three adjustment pots are of the 10 turn variety) and connect up the +80V supply. Providing that the

fuse does not blow (and that no wisps of smoke are observed!), the next step is to examine the 7405 outputs, IC4 pins 2, 4, 8, and 10 and compare these with Fig. 8.5 published last month.

If these drive pulse outputs are correct switch the 'scope probe to the junction of D7 and D8 in the regulator area and decrease the 'scope sensitivity to show pulses of about 50V. The waveform at this point should consist of a steady +4.5V level with pulses 3.25ms wide superimposed every 15.0 ms. The amplitude of these pulses can be set by means of VR3, and this should be adjusted to give a peak of +47V. (Note that the +47V should be measured with respect to 0V and *not* with respect to +4.5V.)

At this point you can relax a little, because the worst is over! All that remains is to check the remaining Cs, Vbb, Vgg, Prgm and Vdd outputs and to ensure that they all conform to the timing and amplitudes specified in Fig. 8.5 last month. The Prgm pulse must have the characteristic "two-eared" shape and you will find that final trimming of this pulse can be achieved using VR1 and VR2. The high voltage programming waveforms can all be found on the board-mounted 24 pin socket as well as on the regulator transistors themselves of course.

CASE CONSTRUCTION

The CHAMP-PROG case, or plinth, is made of plywood and aluminium and is relatively easy to construct using the techniques described in part four for the CHAMP case. The plywood framework should be pinned and glued together, and mated carefully with the aluminium top cover and the separate aluminium back




Fig. 9.1. Circuit diagram of 80V supply




Fig. 9.2. Component layout of 80V Supply

panel. When the overall fit is satisfactory all necessary holes can be drilled in accordance with Fig. 9.4 and the board runners made up and pop riveted or bolted in place on the cover.

It is of course essential at this stage to ensure that the board runners are positioned so as to provide a satisfactory sliding fit on the CHAMP-PROG circuit board. A great deal of care was taken to ensure that the CHAMP-PROG prototype finish matched that of CHAMP itself, and again the process of applying several coats of primer, sanding it smooth and finishing off with a couple of colour coats, was followed. After allowing the paint to harden for a couple of days Letraset lettering was applied along with outlines drawn with a spirit based pen. Finally a coat or two of polyurethane clear varnish was applied to bring out a high gloss and to protect the lettering.

ZERO INSERTION FORCE SOCKET

With the plinth hardware completed, overall assembly can begin with items such as the ON/OFF rocker switch and the zero insertion force socket mounted on the front panel section of the cover.

If an economy CHAMP-PROG is required, the zero insertion force socket could be left out, and PROMS programmed directly in the 24-pin socket on the board, but levering expensive PROMS in and out of this type of socket is less than satisfactory, and the sheer convenience of the lever action type is well worth the few pounds it costs. If used, the front panel socket can be mounted either by adhesive, or more securely by first removing the two small Phillips screws from the socket, and with the socket lever in the upright position removing the face of the socket so that two holes can be drilled at the top and bottom of the socket. These should clear the two Phillips screw holes to take two 8BA countersunk screws. Using the socket as a template, two 8BA clear holes can be drilled in the plinth cover so that the socket can be mounted securely and its faceplate replaced.

EIGHTY VOLT SUPPLY

The programming voltages are derived from a simple power supply which consists of a transformer with a 25-0-25V 2A secondary, a 200V 2A bridge rectifier, and a 3,300µF, 100V electrolytic capacitor. These bulky components are mounted inside the plinth using the separate aluminium back panel as a support and as a heat sink for the transformer and the rectifier. Mains input is via a three pin connector and, of course, the rocker switch on the front panel. The 80 volt output is routed to two wander sockets on the back panel, and the CHAMP-PROG board connects to these via a couple of flying leads.

The 80V generated by this circuit is of course sufficient to give the unwary quite a tingle, and caution is advisable when making the back panel connections! A fully insulated connector could of course be used instead of the Wander plugs and sockets if required. Since the 80V is also present on the CHAMP-PROG circuit board some protection against prying fingers has been provided by mounting a tailored sheet of perspex over the parts of the board where danger exists. Five 4BA plastic mounting pillars were cut to size and cemented to the Veroboard using cyanoacrylate adhesive. The perspex safety cover is screwed to these pillars when construction is complete.




Fig. 9.3. CHAMP-PROG component layout. For interconnections see Fig. 8.2.

Row	Positions
. 4	X, Y, Z, AA, AB, AC, BK
5 ′	AT, AV, AX
9	X, Y, Z, AA, AB, AC
11	AS, AT, AU, AV, AW, AX
. 12	BA
13	AF, AH, AL, BP
16	AR-AY
17	W, X, Y, Z, AA, AB, AC, AF
20	BL
21	AF, AH, AL
22	AN, AR-AY, BA
24	BK, BL, BM, BP
25	AF, AH, AL
26	D-Z, AA, AB, AC
27	AR-AY
28	AN, BN
29	AF, AH, AL, BJ, BK
30	BL
31	AR-AY, BA
33	AF, AH, AL, BA, BP
35	W-Z, AA, AB, AC, BE, BF, BH, BJ
37	AF, AH, AL, AR-AY, BA
39	ВМ
42	AR-AY
43	D-U, W-Z, AA, AB, AC, BA, BE-BN
44	AF-AK
47	BL, BM
48	AF-AK, AN, AR-AY
50	W-Z, AA, AB, AC
51	BE-BJ, BM
52	AF-AK, AN
56	AF-AK, AN, BE, BH-BN
57	AR-AY
, 60	AF-AK, AN, AT, BC, BD
61	D-U, W-Z, AA, AB, AC
63	AS, BJ
64	AF-AK, AN, AT
65	BN
66	AS, BA
68	AF-AK, AN, AT, BD
70 ·	AS, BE, BF
72	W–Z, AA, AB, AC, AF, AH, AJ, AK, AN, AT, BD
74	BN
75	AN-AZ
76	BF, BK
79	·BC, BD, BF
81	BN
82	AM-AZ
84	X, AA
Tab	le of track cut positions on CHAMP

PROG Veroboard

TWENTY-FOUR WAY CONNECTOR

The zero insertion force socket on the front panel is connected via a flying lead to the socket on the circuit board, and in addition to the 24 wires required for the PROM three others are needed for the "PROM POWER" switch and l.e.d. On the prototype a 27-way wiring loom was made up with the three extra wires being terminated at the board end with individual sleeved Soldercon sockets which provided a very convenient means of connection to terminal pins soldered to the Veroboard (Fig. 9.5).

The 24-pin plug required was actually made using a "header plug with top" which is available from Doram. Fine flexible wire was used for the interconnection, and this was soldered to the plug pins and brought out through a hole cut in the right hand side of the header plug top. When fully wired the header plug pins were potted in quick-set Araldite and the top clamped in position until the epoxy hardened. This method of construction has provided a satisfactory and trouble free plug which is a less expensive but more time consuming alternative to the flat-strip cable connectors used on CHAMP itself.

PROMPT FIRMWARE

When construction is complete, and the timing circuits and voltage regulator outputs have been set up correctly, you are ready to plug in the 4265 chips and run the PROMPT firmware program using the control sequence detailed last month. The 4702A containing PROMPT must be in the Chip One socket on the CHAMP main board, and arrangements have been made to enable CHAMP-PROG constructors to get their own devices programmed with PROMPT by using the CHAMP PROM programming service. Of course, once CHAMP-PROG is operating with PROMPT, CHAMP programmers will be totally independent and will never again have to rely on outsiders for programming facilities. The full listing of PROMPT is given in Fig. 9.7 and as you can see there is no wasted space in the 256 line PROM. All users of CHAMP will find it useful to study the operation of the PROMPT software, and to make this easier to follow, some words of explanation might be helpful.

DESIGN AIMS

A prime objective of the software design was that it should make CHAMP-PROG simple to use and preferably self explanatory. To this end the program has been made "interactive" with the programmer. PROMPT issues a prompting message via the keyboard display and waits for a response from the programmer, this process is repeated three times for address entry. At the termination of a programming run, CHAMP-PROG will issue the message "done" or "fail".

For address entry the CHOMP keyboard interrupt routine is "borrowed", and for the display of messages and keyboard entries the CHOMP DDRV subroutine is used. Here is a good example of why it pays to make software routines as general-purpose as possible from the outset, and to code them as subroutines callable from anywhere in program memory! The DDRV subroutine is segment, rather than BCD based and so it is quite capable of refreshing a display of alphanumeric characters when required. The generation of text messages is of course a new facility, and PROMPT includes a new subroutine, TEXT, to handle this job.

MAIN FLOWCHART

Referring to Fig. 9.6 PROMPT is entered at the top via a JUN instruction, from CHOMP. Since CHOMP itself was unaware of the presence of CHAMP-PROG during CHAMP initialisation, the first job here is to set the modes of the two new 4265 chips via WMP instructions (box 1). Next, (box 2) the prompt message "Adr 1" is loaded into the display RAM buffer register by the subroutine TEXT, and then an interruptible display loop is entered to await keyboard response (boxes 3 and 4). The continuous looping automatically refreshes the display via DDRV, while accepting up to three hexadecimal digits via the INTER routine.

An exit from the loop is made via box 4 by pressing

the ENTER DATA button. At this time, a three digit hexadecimal address should be resident in 4040 registers C, D and E, and of course visible on the left of the display. The next job is to store Adr 1 away in its appointed storage locations (box 5) and to change the display message to Adr 2 (box 6). In this case it is not necessary to change the message radically, and so rather than employ TEXT once more, the display buffer is modified directly to save program lines. Boxes 7 and 8 are of course identical to boxes 3 and 4 also boxes 11 and 12 further down, and this makes them ideal subroutine candidates. (In fact a subroutine ENTERL does contain this pair of boxes, but for the purposes of our flow chart these activities have been included individually, to clarify program action.)




Fig. 9.4. Physical dimensions of CHAMP-PROG chassis





Fig. 9.5. Cable loom arrangement for z.i.f. socket

With three new hexadecimal digits entered, ENTER DATA is pressed once more and the Adr 2 data stored away in RAM register 2 where it will later be needed for comparison with Adr 1 (box 9). The display is now modified to show Adr 3, and the interruptible display loop again used for address entry. Adr 3 data is left in the 4040 registers C, D and E, and so box 13 does not so much represent an action but rather it is a reminder that no action takes place in this case.

Next the keyboard display is blanked by writing OOH to ports X and Y of the CHAMP 4265 so that in the absence of a refresh loop, a single display digit does not remain on continuously.

Box 15 represents a largish subroutine called WUNBYTE which has the job of programming a single PROM location each time it is called. This subroutine reads data from the appointed area in program RAM, sends it out together with Adr 3 to the CHAM-PROG 4265 chips, initiates a program cycle via 4265 number 1 port Z3, and waits during a software delay of about 540 milliseconds before reading the results of its programming and storing them away in RAM register 2 before returning to the main program.



In box 16 a subroutine called MATCH is used to compare a copy of the PROM input data stored in RAM with the output data read by WUNBYTE after its cycle. MATCH returns a flag which is tested in box 17, where a conditional jump (JCN) either aborts operations if the output is bad, or passes on to an address compare operation using MATCH (box 18) if the output is good.

Address comparison is needed to check whether all necessary locations have been programmed. In this case

further programming is suspended if a good comparison results. If on the other hand Adr 1 and Adr 2 are not yet the same, then Adr 1 and Adr 3 are incremented to point to the next source address and the next destination (PROM) address respectively, before a JUN loop to the label MORE is carried out (boxes 20 and 21).

Boxes 22 and 23 load the base addresses of text messages stored in PROM before jumping to a routine which loads the message into the display using TEXT

PROMPT

PAGE	-	ROM CODING		OFERATION	OPERAND	CONTENTS
1	0	D9	PROHPT	LDM	9	LOAD DELASEE CODE
	1	-		DCL		SELECT RAM BANK !
	ê	88		XCH	8	9H -> R8
	3	29		SEC	9	SELECT 4265 CHIP
	4	D4		LDM	4	1002 -111
		EI		WMP	-	SET TO MODE 4
		DF		LDM	F	
		EO		WRM	-	BIT SET PORT Z3
	8				-	
	9			LDM	2	
			_	DCL	-	SERT RAM BANK Z
		29		Sec	9	SELECT 4265 CHIP
_		D6		LDH	6	
	C	EI		NHP		SET TO HODE 6
	1	PO		LDM	0	
		FD		DCL		SELECT RAMBANK O
		08		SBI	1	STIFLT REG. BANK I
T	10	20		FIM	_	
-	1	F4			0	SET UP BASE ADDRESS OF MESSAGE "ACI-1"
-	1			F	4	
_		51		JMS		LOAD HESAGE INTO
-		EI		TE	KT	DISPLAY
-	4	51		JMS	_	LOOP FOR ALT I VEYDOAR
	Ε,	02		ENT		ENTRY & EVICE DATA
	0	AD		LD	D	GET ANI LEAST SIG
	-	83		XCH	3	PUT IN R3
		AC	- 1	LD	č	GET ALL MID
	-	82		XCH	2	PUT IN RS
-		AE		LD	E	GET Adri MOST SIG
		84		XCH	4	PUTIN R4
_	. 6	51		JHS		COPY LEAST SIG- & MID
	D	Do		LA	DR.I	OF Adri TO RAM
	B	20		FIM	0	CODE FOR TEXT
_	F				ß	
_	-		_	6	В	
1	2.			JMS		CHANGE DISPLAY TO
	1	B6		AD	NO	"Adr 2"
_	2	51	THE RESERVE OF	JMS		LOOP FOR Adrz KEYBOARD
	3	Co		ENT	ERL	ENTRY & ENTER DATA"
	4	28		FIM	8	SET UP Ad-2 RAM
	5	22		2	2	ADDRESS
	6	29		SRC	9	10000
	7	AD				LOTAL ALL S. T. DAM
_				LD	D	LEASTSIE Adra TO RAM
-	8	Eo		WRM	_	
	9			INC	9	
	A	29		SRC	9_	
	В	AC		LD	<u>_</u>	MID Adra TO RAM
	C	EO	car c	WRM		
)	20		FIM	0	GET CODE FOR TEXT
	-	Eq		Ε	9	oF "3"
	F		-		-	
-		51	_	JMS		CHANGE DISPLAY TO
Ξ	-	86		AD	00	"Adr 3"
1	3 0					LOOP FOR Adr-3 KEYDOAR
1	1	51		JHS		
1		51 Co		ENT		ENTRIES & ENTER DATA
1	1	51			ERL 8	
1	2	51 Co		ENT		
1	2	51 Co 28 80		FIM 8	8	ENTRIES REMER DATA
1	1 2 3 4 5	51 Co 28 80 29		FIM 8 SRC	8	
1	1 2 3 4 5 6	51 Co 28 80 29 Fo		FIM 8 SRC CLB	8	SELECT CHAMP 4265
1	1 2 3 4 5	51 Co 28 80 29 Fo E5		FIM 8 SRC CLB WRI	8	SCIENT CHAMP 4265
	1 2 3 4 5 6	51 Co 28 80 29 Fo E5		FIM 8 SRC CLB WRI WRZ	8	SELECT CHAMP 4265 BLANK DISPLAY
1	1 2 3 4 5 6 7 8	51 Co 28 80 29 Fo E5 E6	More	FIT 8 SRC CLB WR I WRZ	8 0 9	SCIENT CHAMP 4265
	1 2 3 4 5 6	51 Co 28 80 29 Fo E5 E6	More	FIM 8 SRC CLB WRI WRZ	8 0 9	SELECT CHAMP 4265 BLANK DISPLAY
1	1 2 3 4 5 6 7 8	51 Co 28 80 29 FO E5 E6 51	More	ENT FIM 8 SRC CLB WRI WRZ JHS	8 0 9	SELECT CHAMP 4265 BLANK DISPLAY PROGRAM ONE PROM LOCATION
	1 2 3 4 5 6 7 8 8	51 Co 28 80 29 Fo E5 E6 51 5A	More	ENT FIM 8 SRC CLB WRI WRZ JMS	8 0 9 4 7TE 0	SELECT CHAMP 4265 BLANK DISPLAY PROGRAM ONE PROM LOCATION SET UP ANDRES OF
	1 2 3 4 5 6 7 8 8 8 B	51 Co 28 80 29 Fo E5 E6 51 5A 20	More	ENT FIM 8 SRC CLB WRI WRZ JM S WUNB	9 9 7TE 0	SELECT CHAMP 4265 BLANK DISPLAT PROGRAM ONE PROM LOCATION SET UP ABDRES OF IN' DATA FOR MATCH
	1 2 3 4 5 6 7 8 8 8 C D	51 Co 28 80 29 Fo E5 E6 51 5A 20 10	More	FIM 8 SRC CLB WR2 JMS FIM FIM	9 9 7TE 0 0	SELECT CHAMP 4265 BLANK DISPLAY PROGRAM ONE PROM LOCATION SET UP ANDRESS OF (IN' DATA FOR MATCH SET UP ADDRESS OF
	1 2 3 4 5 6 7 8 8 8 B	51 Co 28 80 29 Fo E5 E6 51 5A 20 10	More	ENT FIM 8 SRC CLB WRI WRZ JM S WUNB	9 9 7TE 0	SELECT CHAMP 4265 BLANK DISPLAT PROGRAM ONE PROM LOCATION SET UP ABDRES OF IN' DATA FOR MATCH

	LINE	1	LABEL	OPERATION	OPERAND	COMMENTS
1	4.	A6		MATCH		
	2	20		FIM	0	SET UPGASE ADDRESS
	â	F8		F	8	OF TEXT HESAGE "FAIL"
	3	16		JNZ		STOP & DISPLAY "FAIL"
		DA		FIN	5	IF AC NOT ZERO.
	5			FIM	0	SET UP ADDRESSOF Adr
	6				2.	
	7			FIM	2	FOR MATCH.
	1	22	1		2	SET UP ADDRESS OF Adr
		51		2		FOR MATCH.
			-	JMS		COMPARE CURRENT Adr
	A			MA"		WITH AdrZ
-		20		FIM	0	SET UP BASE ADDRESS
		FC		F	C	OF TEXT HENGE "donE"
		14		JZ	-	STOP & DISPLAY
		DA		FIN	115	"donE"
_		OA		580		SELECT REFERENCE O
1	5	73		ISZ	3	3
	1			PAS	Т	FINCREMENT AdrI
	10	62		INC	2	J
f	5	51	PAST	JMS		NEW Adri TO RAM
	4	Do		LAD	RI)
		70		ISZ		
		39		Hot		INCREMENT Adr3
		66		INC	C	7
	0	41		JUN	_	LOOP BACK FOR NEXT BYTT
	5	39	1		P ==	
i	1	28	1.1.1.10	Ho		FND OF MAIN PROG.
_			MUNBALE	FIH	8	SUBROUTINE PROCES I BYTE
_	B	00		0	0	1
-	C		1	SRC	9	SELECT PROGRAM MEMOR
		A4		LD	4	SOURCE CHIP.
	B			WHP		
	F	23		SRC	3	SEND OUT Adr 1
1	6 .	0E		RPM		READ FIRST NIBBLE
-		F4		CHA		CONTRACT NIBBLE
		BI		XCH	1	COMMENT IT.
		OE	1		-	0001 11 10 10
		F4		RPM		READ SECOND NIBBLE.
		Bo		CMA		COMPLEMENT IT
				KCH	0	PUT IT IN RO
-		28		FIH	8	
	1	10			0	
_	8		_	SRC	9	PUT IN DATA IN
	9			LD	1	RAM FOR USE
	A	Eo		WRM		NITH MATCH
	В	69		INC	9	LATER.
	C	29		SPL	9	
		Ao		LD	0	
		EO		WRH		1
		D2		LDM	2	
	-	FD		DCL	_	SO THOAN OALLO
•	1	28	1	FIM	8	SELECT RAM BANKZ
	2	80		8	0	CORE AND NO
_	1	29		SRC		SERT 4265 No 2
	1				9	K
	4	E6		LD	1	1/21/200
	9	***************************************	-	WR	2	IN DATA TO PORTS
-		Ao	T	LD	0	YLZ.
		E7		WR	3	12
		DI		LDM	1	1
	- 6	FD		DCL		LOAD Adr3 TO PORTS
	A			LD	D	W&X 4265 NO 1
	В			WRO		17
	0			LD	C	1
		E5		WRI	-	
-					_	
-		DE	-	LDM	E	TURN ON PROGRAM
_	5	EO		WRM		PULSES.

Fig. 9.7. PROMPT program listing

MK14-the only low-cost keyboard -addressable microcomputer!

The new Science of Cambridge MK14 Microcomputer kit

The MK14 National Semiconductor Scamp based Microcomputer Kit gives you the power and performance of a professional keyboard-addressable unit – for less than half the normal price. It has a specification that makes it perfect for the engineer who needs to keep up to date with digital systems, or for use in school science departments. It's ideal for hobbyists and amateur electronics enthusiasts, too.

But the MK14 isn't just a training aid. It's been designed for practical performance, so you can use it as a working component of, even the heart of, larger electronic systems and equipment.

MK14 Specification

- * Hexadecimal keyboard
- * 8-digit, 7-segment LED display
- ★ 512 x 8 Prom, containing monitor program and interface instructions
- ★ 256 bytes of RAM
- ★ 4MHz crystal
- ★ 5V stabiliser
- * Single 6V power supply
- ★ Space available for extra 256 byte RAM and 16 port 1/0
- ★ Edge connector access to all data lines and 1/0 ports

Free Manual

Every MK14 Microcomputer kit includes a free Training Manual..It contains



operational instructions and examples for training applications, and numerous programs including mathroutines (square root, etc) digital alarm clock, single-step, music box, mastermind and moon landing games, self-replication, general purpose sequencing, etc.

Designed for fast, easy assembly

Each 31-piece kit includes everything you need to make a full-scale working microprocessor, from 14 chips, a 4-part keyboard, display interface components, to PCB, switch and fixings. Further software packages, including serial interface to TTY and cassette, are available, and are regularly supplemented.

The MK14 can be assembled by anyone with a fine-tip soldering iron and a few hours' spare time, using the illustrated step-by-step instructions provided.

Tomorrow's technology - today!

"It is not unreasonable to assume that within the next five years... there will be hardly any companies engaged in electronics that are not using microprocessors in one area or another."

Phil Pittman, Wireless World, Nov. 1977.

The low-cost computing power of the microprocessor is already being used to replace other forms of digital, analogue, electro-mechanical, even purely mechanical forms of control systems.

The Science of Cambridge MK14 Standard Microcomputer Kit allows you to learn more about this exciting and rapidly advancing area of technology. It allows you to use your own microcomputer in practical applications of your own design. And it allows you to do it at a fraction of the price you'd have to pay elsewhere.

Getting your MK14 Kit is easy. Just fill in the coupon below, and post it to us today, with a cheque or PO made payable to Science of Cambridge. And, of course, it comes to you with a comprehensive guarantee. If for any reason, you're not completely satisfied with your MK14, return it to us within 14 days for a full cash refund.

Science of Cambridge Ltd, 6 Kings Parade, Cambridge, Cambs., CB2 1SN. Telephone: Cambridge (0223) 311488

To: Science of Cambridge Ltd, 6 Kings Parade, Cambridge, Cambs., CB21SN.

Please send me an MK14 Standard Microcomputer Kit. I enclose cheque/ Money order/PO for £43.55 (£39.95 + 8% VAT and 40p p&p).

Name	_
Address (please print)	_
	-

PE/5 Allow 21 days for delivery.



BUROMASONIG electronics

LIGHT EMITTING DIODES

11.23° (inc. clip) 1+ 104
11.20° Red (H.B.) 27p° 22
11.216° Red (H.B.) 27p° 22
11.216° Red (H.B.) 27p° 22
11.228° Red (H.B.) 27p° 22
11.229 Red (H.B.) 30p° 26
11.229 Red (H.B.) 30p° 26
11.229 Red (H.B.) 30p° 26
11.224 (Pellow (H.B.) 30p° 26
11.224 (Pener (H.B.) 30p° 26
11.224 (Pener (H.B.) 30p° 26
11.234 (Pener (H.B.) 30p° 26
11.234

Red MAN71 Com.A 0·30" R/H dec. pt. MAN72 Com.A 0·30" L/H dec. pt. MAN73 Com.A 0·30"+1 MAN74 Com.C 0·30" R/H dec. pt.

56A Fortis Green Road Muswell Hill London N10 3HN

Telephone 01-883 3705

*
4
*
ou

SUPER SAVER

555 Timer

1 for £1.00 28p* each

*

OUR NEW A4 I.C. BOOKLET Supplied FREE with orders of any I.C.'s worth £4.00 or more. Contains Circuits, pin connections & Data (35p inc. P&P if sold alone).

LINEAR I.C.'s AUDIO I.C.'s

1 · 72°	MC1352P/		SN7653N2	1.55
3.04°	TDA1352	1 - 20	SN76552N	- 65
2·43°	MC1327P/	1-20	SN76660N	-65
2 73		1.50	SN76666N	1-00
2.34	TDA1327	1.15		
2.34	MC1330P		TAA263	2.50
	MC1350P	1.00	TAA320A	.75
2.34*	MC1351P	1 · 00	TAA350A	2.70
2.34	MC1357P/		TAA570	2.50
	LM2111N	1 · 70	TBA120S	1.00
2.17*	MC1375P	1 · 50	TBA231	1.00
2.17*	MC1456CG	2 · 50	TBA5200	2.00
2·17°	MC1495L	4 - 90	TBA5300	2.00
2·17°	M C3302P	1.65	TBA5400	2.00
	MFC6030 A	1.00	TBA550Q	2.00
2·03°	NE540L	2 · 25	TBA651	2 · 25
2·43°	NE546	2-15	TBA7500	2.00
2.03*	NE555	· 28 °		1.00
_	NE556	·90°	TBA800	1.10
I.C.'s	NE560	4 - 40 *	TBA810S	1.10
1.0. 5	NE561	4-40"	TBA820	2.00
1.75	NE562	4.40*	TBA990Q	
2.99	NE565	1 - 40*	TCA730	4 · 69
1.95	NE566	1 · 65°	TCA740	4 - 59
1.00	NE567	1 · 85°	TCA940	1 . 75
- 99	SL414A	1.90	TDA2020	3 - 50
1.75	SL415A	2 - 47	UAA170	2·75°
1 - 35	SL440A	2 38°	UAA180	2.75*
- 65	SN75491N	-95*	ZN414	1.10
1.50*	SN75492N	1-15*	ZN417E	1 - 68

DL707 Com.A 0·30" L/H dec. pt. DL707 Com.A 0·30" R/H dec. pt. DL727 Com.A 0·30" R/H dec. pt. DL727 Com.A 0·51" R/H Dou. dt. DL750 Com.C ·630" L/H dec. pt. Yellow
MAN81 Com.A 0·30" R/H dec. pt. MAN83 Com.A 0·30" L/H dec. pt. MAN83 Com.A 0·30" H/H dec. pt. MAN840 Com.C 0·30" R/H dec. pt. MAN3600 Com.A 0·30" L/H dec. pt. MAN3620 Com.A 0·30" L/H dec. pt. MAN3620 Com.A 0·30" L/H dec. pt. MAN3640 Com.C 0·30" R/H dec. pt. MAN3640 Com.C 0·30" R/H dec. pt. MAN3640 Com.C 0·30" R/H dec. pt. XAN662 C.A. R 0 · 60" L/H dec. pt. XAN652 C.A. G 0 · 60" L/H dec. pt. XAN682 C.A. Y 0 · 60" L/H dec. pt.

XCITON XAN362 C.A. R 0-30" L/H dec. pt. XAN352 C.A. G 0-30" L/H dec. pt. XAN82 C.A. Y 0-30" L/H dec. pt. LINEAR I.C.'s AUDIO I.C.'s uA 748 (14 pin DIL)

1 · 52° 1 · 52° 1 · 52° 1 · 52°

1 72° 1 72° 3 04° 2 43° 2 43°

SEVEN SEGMENT DISPLAY

1+ 10+ 100+ 15p° 13p° 11p° 27p° 22p° 17p° 27p° 22p° 17p° 27p° 22p° 17p°

15p* 13p* 11p* 30p* 26p* 20p* 30p* 26p* 20p* 30p* 26p* 20p*

0.00		.c. so	CKET:	S	
	10p* 12p* 100	16 pin 24 pin 54p* 1,0	14p* 26p* 00 £3·7	28 pln 40 pin 78*	30p° 44p°
LIN	EAR	I.C.'s	AUE	10 I.C.	's

You can combine C-MOS & TTL for

quantity discounts. 25 plus less 5%. 100 plus less 10%.

18°
18°
18°
109°
19°
62°
18°
21°
53°
100°
97°
97°
97°
97°
176°
58°
19°
176°
58°

1 18° 1 08° 83°

58° 58° 86° 116° 22° 22° 22° 22° 1 24° 1 54°

TTL

16° 16° 17° 16° 27° 16° 28° 16° 56*

1A703 (TO99) JA709 (8 pin DIL) 1A709 (14 pin DIL) 1A709 (TO99) 1A709 (8 pin DIL) 1A710 (14 pin DIL)	1.00 -41 -41 -50 -50	uA711 (14 pin DIL) uA711 (TO99) uA741 (8 pin DIL) uA741 (14 pin DIL) uA741 (TO99) uA847 (14 pin DIL)	91
A710 (TO99)	-60	uA748 (8 pin DIL)	.4

VAT INCLUSIVE PRICES

uA 748 (14 pin DIL)	- 60
uA748 (TO99)	- 65
uA753 (8 pin DIL)	1 95
AY-1-0212	6.50
AY-1-5051	1 - 65
AY-5-1224A	3 · 39*
AY-5-3507	5.99*
AY-5-4007	7.99°
CA3045	1 - 50
CA3046	- 80
CA3053	-85
CA3075	2.00
CA5080	- 80
CA3081	1.50
CA3082	1 - 50

C A3089/TD A1200 C A3090 O C A31028/LM1820 C A31037 C A31305 C A31405 C A31605 C A3600E LM301 AT (T O99) LM301 AT (T O99) LM308T (8 pin) LM308T (8 pin) LM339N LM3370N 25 75 99 60 75 40 50 90 40 75

LM372N LM373N LM377N LM380N-8 LM380N LM381N LM382N LM3900N LM3905N LM3909N 1.50° -70° 1.10 1.80 2.15 3.50 MC1303/LM1303N MC1310P

SN76001N SN76003N SN76013N SN76023N SN76033N 40 45 60 60 45 1:08° 1:35 3:78 2:03 8:43 6:75°

Postage and Packing 25p

Items followed by a * include V.A.T. @ 8% all others include 12.5% ALWAYS PLEASED TO SEE PERSONAL CALLERS TRADE AND EXPORT CUSTOMERS MOST WELCOME Overseas Customers deduct 2/27 from items marked with a * 1/9 from others

BEFORE YOU BUY AN AMPLIFIER MODULE—CHECK:

DOES IT HAV

* 30A power transistors

* 2-year guarantee

★ Integral output capacitor ★ 3A drivers (100W unit) -25, 50 and 100W R.M.S Then compare with the Tamba range—excellent value-

29.80 TAM1000 100W 4 ohms 65V TAM500 50W 4 ohms 45V £7·50 TAM250 25W 8 ohms 45V £5 · 75

POWER SUPPLIES £7.50 For 1 or 2 TAM250/500 For 1 or 2 TAM1000 29.80

(Carriage 50p on supplies)

- Suits loads 4-16 ohms
- 20-20,000 Hz ± 1dB
- Silicon circuitry throughout
- Glass fibre P.C.B
- High sensitivity (100mV 10k)

High grade components used throughout: Texas, Mullard, R.C.A., Plessey, etc.



- Low distortion (0·1%)
- Low profile (1in high $3\frac{1}{2}$ ir. \times 3in)
- 75% efficient
- Accepts most mixer/pre-amplifiers
- Four simple connections



ALL PURPOSE MIXER/PRE-AMP.

(with 60mm slider volume)

- Suitable for multiple input systems High and low impedance inputs
- High sensitivity
- Built-in supply smoothing 20–20,000 Hz ± 1dB
- 80dB noise level
- Accepts a wide variety of inputs
- Wide range bass and treble controls

Use up to 10 PRE-AMPS with 1 power supply

Printed circuit board assembly with treble and bass controls plus slider volume control £6·50

You may order as follows: C.W.O. (crossed cheques, P.O.s, M.O.s etc)-C.O.D. (60p extra). We accept Access and Barclaycard-send or telephone your number-do not send your card. Add VAT at 8% to orders for 50 and 100W systems and at 12½% for 25W systems (including preamp if ordered at same time).

Hours, 9.30 a.m.-5 p.m. Monday - Saturday. Callers welcome. Tel. (01) 684 0098

Bensham Manor Road Passage, Bensham Manor Road, Thornton Heath, Surrey.

(box 24) and then enters a display loop using DDRV (box 25). From the foregoing you can see that the program always terminates with one of the two messages "fail" or "done" displayed, and that return to CHOMP must be carried out by use of the RESET button.

SUBROUTINE FLOWCHARTS

The flowchart of the ENTERL or "interruptible loop" subroutine is shown in Fig. 9.8, note the use of EIN and


DIN to control interrupts, and the way that the ENTER DATA flag is read using RDR and tested using JCN; the WRR before the BBL is used to reset the ENTER DATA flag. Fig. 9.9 shows the TEXT subroutine and its look-up tables. This subroutine is passed the base address of a text message table in register pair O,1 so that the FIN command can be used to fetch the message a byte at a time.

In PROMPT only four-character messages are per-

PROMPT

AGE	LINE	ROM CODING	LABEL	OPERATION	OPERAND	COMMENTS
1	8	80		SBI		07985313
,	1	22		FIM	2	1
	1	19		1	9	PRESET DELAY
	3	24		FIM	4	COUNTER
	4			q	A	COUNTER
1	8 5		WAIT			<
	8	85	WHII	152	2	1
	7	7.2		WAI-		+
_	_	73		152	3	1
-		85		WA		540MS. DELAY
-	9			152	4	7
	A			WAI		II.
	В	75		152	5	1
	С	85		WAI	T	ij.
)	DF		LDM	F	TURN OFF
	E	EO		WRM		PROGRAM PULSES.
1	8 F		DELAY	152	4)
_	0		10000	DEL		DOAN BOOK
_	1			152	5	DELAY BEFORE
_						READ 26 M.S.
-		8F		DEL		13
-		D2	-	LDM	2	1-
_	4		-	DCL		SECT 4265 No 2
	5	29	1	Sec	9)
	6		1	PDO		1
	7	85		XCH	5	READ PROM OUT DATA
	8	ED		RDI		PUT IN RS. R4.
		B4		XCH	4	1
		Do		LDM	0	K
-	D	50	_		0	
_		FD	+	DCL	_	SELECTRAM BANK O
_		28	-	FIM	8	TCHIPO REG-2
		20		2	0	
		29		SRC	9)
	F	A5		LD	5	
	A	EO			_	1
•			-	WRM	_	10-7 10-4
-	1	69	-	INC	9	PUT OUT DATA INTO
-	2	29	1	SRC	9	RAM.
_		A4	-	LD	4	
		EO	1	WRM)
_		CO		BBL	0	END OF WUN BYTE.
	A 6	FA	MATCH	STC		SUBROUTINE COMPARES 2 BYTE
		DE		LDM	E	PRESET NIBBLE COUNTER.
	8	85		XCH	5	THE PROPERTY OF THE PARTY OF TH
		F3	LOOP 2	CHC	-	
		21	1-00-2	SRC	1	
			+ -		'	Dodg war stone
-	В		+	RDM	-	READ FIRST NIBBUE.
	C	23	25 0	SRC	3	
-		E8		SBM		SURTRACT SECOND NIBBLE
	E	61		INC	- E	I INCREMENT RAM
		63		INC	3	J ADDRESSES.
		14		12		1
	1	83		SKI	P	
	2	CI		8BL	1	IF AC. NOTO BBLI
		75	SKIP	152	5	NEXT PAIR OF
	4	A 55	1	LOOP		NIBBLES ?
	4		1			
	_	CO	Anis	BBL	0	IFAC STILL O BBLO.
_	Bo	28	ADNO	Fin	8	SUBROUTINE MODIFIES DISPLA
_	1	OE	-	0	E	SELECT PAH BANK O,
		29	1	SRC	9	CHIP O, CHAR E.
	9.	Ao		LD	0	PUT FIRST NIBBLE IN
	A	EO	1	WRM		CHAR E.
	В			INC	9	NEXT CHAR
	C	29	1	SRC	9	- CANAL
	D	A.	1			0
	-		+	LD	1	PUT SECOND NIBBLE
-			4	WRM		IN CHAR F.
	E		+	BBL		END OF ADNO

	_					
PAGE		ROM CODING	LABEL	OPERATION	OPERAND	COMMENTS
1	C .	OC	ENJERL	EIN		SUBLOUTINE: KEY ENTRY LOOP
_	+	28		FIM	8	17
-	- 4	40		4	0	PERO SWITCH FLAGS.
_	1 3	29		SRC	9	
	4	EA		RDR		
	5	F6		RAR		PUTENTER DATA IN CY
	6	00		DIN		DISABLE INTERRUPTS.
	7	50		JMS		DISPLAY NEXT DIGIT.
_	- 8	81		DDR	V	
_	9	12		2℃		IF ENTER DATA' NOT
_	A		1	ENTE		PRESSED THEN LOOP.
	B		-	FIM	8	NOW PRESSED SO
	C	50		5	0	CLEAR SWITCH FLAGS.
_	-	29	1	SRC	9	
	_	EZ		WRR		
_	F	C0		BBL	0	END OF ENTERL
1	Do	28	LADRI	FIM	8	SUBBOURNE: Admi TO RAM.
_	1	12			2	SELECT RAM BANKO
		29	-	SRC	9.	CHIP O REGI CHAR 2.
	3	A3		LD	3	2
_	4	€O		WRM		SEAST SIG TO RAM.
	5	69		INC	9	2
	6	29		SRC	9	NEXT CHAR.
	7	A2		LD	2	7
	8	EO		WRM	-	B MID TO RAM.
	4	co		BBL	0	END OF LADRI.
I	DA	51	FINIS	JMS		SUPPOUTING: END OF PROG.
	. В	EI		TEXT		LOAD TEXT TO DISPLAY
1	Do	OA	LOOPX	580		CHI IL DISCH!
	D	50		JMS		DISPLAY NEXT DIGIT.
	В	BI		DDR	1	PISTER! PERI PIGE!
	F	41		JUN		LOOP INTIL RESET.
1	E			LOO	-	END OF FINIS.
1	E		TEXT			
1			TEXT	FIM	2	SUMMOUTINE: LOADS TEXT.
_	E:		TEXT	FIM	8	SUBBOUTINE: LOADS TEXT.
1	€ 1 2 3		TEXT	FIM O LDM	8	SUMMOUTINE: LOADS TEXT.
1	2 3 4			EIM O LOM XCH	800	SUBBOUTINE: LOADS TEXT. SCIET RAM BANK QUO, RO, LE PRESET BYTE COUNT.
	€ 1 2 3		LOOP	EIM LOM XCH FIN	2 8 0 5 6	SUBBOUTINE: LOADS TEXT. SERT RAM BANK GLORD, LB PRESET RYTE COUNT. LOOK UP INTEXT TABLE.
	2 3 4 E 5			EIM LDM XCH FIN INC	2 8 6 1	SUBBOUTINE: LOADS TEXT. SEVET RAMBANK QUIRO, UR PRISET RYTE COUNT. LOOK UP INTEXT TABLE. NEXT TABLE LINE
	2 3 4 E 5 6			EIM O LDM XCH FIN INC SRC	2 8 6 1 3	SUBBOUTINE: LOADS TEXT. SCRET RAM BANK QUORO, LE PRIBET BYTE COUNT. LOOK UP INTEXT TABLE. NEXT TABLE LINE RAM SRC
	2 3 4 E 5 6 7 8			EIM O LDM XCH FIN INC SRC LD	2 8 6 1	SUBBOUTINE: LOADS TEXT. SCRET RAM BRANK QUO, BO, OR PRISET EYTE COUNT. LOOK UP INTEXT TABLE. NEXT TABLE LINE RAM SRC FIRST BUBBLE TO RAM
	E 1 2 3 4 E 5 6 7 8 9			COM XCH FIN INC SRC LD WEM	2 8 6 1 3	SUBBOUTINE: LOADS TEXT. SCRET RAM BRANK QUO DO, UR PRISET RYTE COUNT. LOOK UP INTEXT TABLE. NEXT TABLE LINE RAM SRC FIRST NIBBLE TO RAM DURLAY BUSTER.
	2 3 4 E 5 6 7 8			FIM 0 LDM X CH FIN 2 SRC LD WRM 12 C	2 8 c 5 6 1 3 7	SUBBOUTINE: LOADS TEXT. SCRET RAM BRANK QUO, BO, OR PRISET EYTE COUNT. LOOK UP INTEXT TABLE. NEXT TABLE LINE RAM SRC FIRST BUBBLE TO RAM
	2 3 4 E 5 6 7 8 B			FIM O LDM XCH FIN INC SRC LD WRM INC SRC	2 8 6 1 3 7	SUBBOUTINE: LOADS TEXT. SCRIT RAM BRANK QUO, BO, UR PRISET BYTE COUNT. LOOK UP INTEXT TABLE. NEXT TABLE LINE RAM SRC. FREST NIBBLE TO RAM DURLAY BUFFER. NEXT RAM CHAR-
	E 1 2 3 4 E 5 6 7 8 9 4			FIM OM XCH FIN INC SRC LD WRM INC SRC LD WRM INC SRC LD	2 8 c 5 6 1 3 7	SUBBOUTINE: LOADS TEXT. SCRIT RAM BRANK QUO, CO. PRISET RYTE COUNT. LOOK UP INTEXT TABLE. NEXT TABLE LINE RAM SRC FIRST BUBBLE TO RAM DURLAY BUFFER. NEXT RAM CHAR- SELOUD NUBBLE TO
	2 2 3 4 E 5 6 6 7 8 9 A B C 3			FIM O LDM XCH FIN INC SRC LD WRM INC SEC LD WRM	2 8 6 1 3 7 3 4 6	SUBBOUTINE: LOADS TEXT. SCRET RAMBANK QUODO, LE PRISET RYTE COUNT. LOOK UP INTEXT TABLE. NEXT TABLE LINE RAM SRC FIRST NIBBLE TO RAM DURANY BUFFER. NEXT RAM CHARZ SECOND NIBBLE TO RAM DIRRAY BUFFER.
	6 1 2 3 4 6 5 6 6 7 8 B C 3 8 B			FIM O LDM XCH FIN INC SRC LD WRM INC SEC LD WRM INC SEC LD	2 8 6 1 3 7 3 6 3	SUBBOUTINE: LOADS TEXT. SCRIT RAM BRANK QUO, CO. PRISET RYTE COUNT. LOOK UP INTEXT TABLE. NEXT TABLE LINE RAM SRC FIRST BUBBLE TO RAM DURLAY BUFFER. NEXT RAM CHAR- SELOUD NUBBLE TO
1	6 1 2 3 4 6 5 6 6 7 7 8 9 A B C C F			FIM O LDM XCH FIN INC SRC LD WRM INC SEC LD WRM INC SEC LD WRM INC SEC LD WRM INC SEC	2 8 6 6 1 3 7 3 3 4 6 3 5	SUBBOUTINE: LOADS TEXT. SCRET RAM BRANK QUO'DO, UR PRISET RYTE COUNT. LOOK UP INTEXT TABLE. NEXT TABLE LINE RAM SRC. FREST NIBBLE TO RAM DURAY BUFFER. NEXT RAM CHAR. SELOUD NIBBLE TO RAM DURLEY BUFFER. NEXT RAM CHAR.
	6 1 2 3 4 6 5 6 6 7 8 9 A B C 5 8 F F 0			FIM O LDM XCH XCH XCH XCH INC SRC LD WRM INC SRC LD WRM INC ISZ LOOF	2 8 6 6 1 3 7 3 3 4 6 3 5	SUBBOUTINE: LOADS TEXT. SCRET RAMBANK O.CO.C. PRISET RYTE COUNT. LOOK UP INTEXT TABLE. NEXT TABLE LINE RAM SRC FIRST NIBBLE TO RAM DURANY BUFFER. NEXT RAM CHAR- SECOND NIBBLE TO RAM DIRLAY BUFFER.
1	2 2 3 4 E 5 6 7 8 B C 5 F F 0 1			FIM O LDM XCH FIN INC SRC LD WRM INC SCL LD URM INC SCL LD LOOF SRO	2 8 6 1 3 7 3 3 6 3 5	SUBBOUTINE: LOADS TEXT. SCRET RAM BRANK QUO, OLG. RESET RAM BRANK QUO, OLG. RESET RAME COUNT. LOOK UP IN TEXT TABLE. NEXT TABLE LINE RAM SRC FREST NIBBLE TO RAM DURALY BUFFER. NEXT RAM CHAR. SELOUD NIBBLE TO RAM DURALY BUFFER. NEXT RAM CHAR. NEXT RAM CHAR.
1	6 1 2 3 4 6 5 6 6 7 8 9 A B C 5 8 F F 0			FIM O LDM FIN FIN INC SRC LD WRM INC LD INC	2 8 0 5 6 1 3 7 3 8 6 3 5 1	SUBBOUTINE: LOADS TEXT. SCRET RAM BRANK QUO, BO, UR PRISET EYTE COUNT. LOOK UP INTEXT TABLE. NEXT TABLE LINE RAM SEC. FREST NIBBLE TO RAM DURAY BUFFER. NEXT RAM CHAR- SELOUD NIBBLE TO RAM DURAY BUFFER. NEXT RAM CHAR.
	E 1 2 3 4 E 5 6 7 6 9 A B C C 1 E C C 1 2 3 3		LOOP 1	FIM O LDM FIN FIN INC SRC LD WRM INC LD LD LD LD LD LD RM INC LD RM INC LD RM INC LD RM INC R	2 8 0 0 6 1 3 7 3 8 6 3 5 5 1	SUBDUTINE: LOADS TEXT. SCRIT RAM BRANK QUO, CO. CO. PROSET RYTE COUNT. LOOK UP INTEXT TABLE. NEXT TABLE LINE RAM SRC FREST BUBBLE TO RAM DURLAY BUFFER. NEXT RAM CHAR- SELOUD NIBBLE TO RAM DISTLAY BUFFER. NEXT RAM CHAR. NEXT RAM CHAR. NEXT RAM CHAR.
1	E 1 2 3 4 4 E 5 6 6 7 6 8 B C C 7 8 B F F C 1 2 2 3 4 F 4			FIM O LDM XCH FIN INC SRC LD WRM INC SRC LD WRM INC SRC LD	2 8 C 5 6 1 3 7 3 3 6 3 5 1 0 E	SUBBOUTINE: LOADS TEXT. SCIET RAM BRANK QUO, DO, LE PRISET BYTE COUNT. LOOK UP IN TEXT TABLE. NEXT TABLE LINE RAM SRC. FRIST NIBBLE TO RAM DURALY BUFFER. NEXT RAM CHAR. SELOUD NIBBLE TO RAM DURALY BUFFER. NEXT RAM CHAR. NEXT BYTE? BUD OF TEXT. TEXT TABLE:
1	E 1 2 3 4 4 5 6 6 7 7 8 B C C 3 1 1 2 2 3 4 F 4 5 5		LOOP 1	FIM O LDM XCH FIN INC SRC LD WRH INC SRC LD WRH INC LSRC LOO SRC BR L NOO BR L	2 8 C C C C C C C C C C C C C C C C C C	SUBBOUTINE: LOADS TEXT. SCRET RAM BRANK QUO, BO, LE PRISET EYTE COUNT. LOOK UP IN TEXT TABLE. NEXT TABLE LINE RAM SRC FREST NIBBLE TO RAM DURAY BUFFER. NEXT RAM CHAR. NEXT RAM CHAR. NEXT RAM CHAR. NEXT BYTE? END OF TEXT. TEXT TABLE: H
	E 1 2 3 4 4 5 6 6 7 7 6 9 9 A B C C 7 1 2 2 3 4 F 4 5 6 6		LOOP 1	FIM O LDM XCH FIN INC SRC LD WRI INC LD INC LD INC LD INC LS2 LD INC LS2 LO INC LS2 LS2 LS2 LS2 LS2 LS3	2 8 c c 5 6 1 3 7 3 3 3 6 3 5 1 0 E C C O	SUBBOUTINE: LOADS TEXT. SCIET RAM BRANK QUO, BO, LE PRISET EYTE COUNT. LOOK UP INTEXT TABLE. NEXT TABLE: LINE RAM SRC FREST NIBBLE TO RAM DURAY BUFFER. NEXT RAM CHAR. SELOND NIBBLE TO RAM DISTLAY BUFFER. NEXT RAM CHAR. NEXT RAM CHAR. NEXT RAM CHAR. NEXT RAM CHAR. TEXT TABLE: H d
1	E 1 2 3 4 4 E 5 6 6 7 8 B C C 7 B F F 6 1 2 2 3 4 5 6 6 7 7 6 6 7 7 6 6 7 7 6 6 7 7		LOOP	FIM O LDM XCH FIN INC SRC LD WRM INC SRC LD URM INC SRC LD URM INC SRC SRC SRC SRC SRC SRC SRC SRC SRC SR	2 8 C C C C C C C C C C C C C C C C C C	SUBBOUTINE: LOADS TEXT. SELET RAM BRANK QUO, BO, LE PRISET BYTE COUNT. LOOK UP IN TEXT TABLE. NEXT TABLE LINE RAM SRC FIRST NIBBLE TO RAM DURATY BUFFER. NEXT RAM CHAR. SELOUD NIBBLE TO S
1	E 1 2 3 4 6 6 6 7 6 9 A B C C F F F 6 7 F 6 7 F 6 7 F 8		LOOP 1	FIM O MACH XCH XCH XCH XCH XCH XCH XCH XCH XCH X	2 8 C C C C C C C C C C C C C C C C C C	SUBBOUTINE: LOADS TEXT. SCRET RAM BRANK QUO, BO, LE PRISET BYTE COUNT. LOOK UP IN TEXT TABLE. NEXT TABLE LINE RAM SRC FREST NIBBLE TO RAM DURALY BUSTER. NEXT RAM CHAR. SELOUD NIBBLE TO RAM DURALY BUSTER. NEXT BAM CHAR. NEXT BATE? END OF TEXT. TEXTTABLE: I
1	E 1 2 3 4 5 5 6 7 6 9 C 7 8 F 7 6 1 1 2 7 F 4 5 7 F 4 7 F 4		LOOP	FIM O LDM XCH FIN INC SRC LD WRIT INC LD WRIT INC LSR LSR LSR LSR BB L RO BB L RO BB L CE E	2 8 C C C C C C C C C C C C C C C C C C	JUBBOUTINE: LOADS TEXT. SEET RAM BRANK QUO, BO, LE PRIST RAM BRANK QUO, BO, LE PRIST RAM BRANK QUO, BO, LE LOOK UP IN TEXT TABLE. NEXT TABLE: LINE RAM SRC FREST NIBBLE TO RAM DISRAY BUFFER. NEXT RAM CHAR. NEXT RAM CHAR. NEXT RAM CHAR. NEXT RAM CHAR. LINEAT RAM CHAR. NEXT RAM CHAR. LINEAT RAM CHAR. TEXT TABLE: H F H
1	E 1 2 3 4 4 5 6 6 7 7 8 8 F 6 7 7 F 4 A A		LOOP	FIM O M XCH FIZ	2 8 C C C C C E C C C C E C C C C E C C	SUBBOUTINE: LOADS TEXT. SCIET RAM BRANK QUO, BO, LE PRISET BYTE COUNT. LOOK UP INTEXT TABLE. NEXT TABLE LINE RAM SIC. FREST NIBBLE TO RAM DURALY BUFFER. NEXT RAM CHAR. SELOUD NIBBLE TO RAM DURALY BUFFER. NEXT RAM CHAR. NEXT BYTE? BUD OF TEXT. TEXTTABLE: H I I I I I I I I I I I I I
1	E 1 2 3 4 4 5 6 6 7 6 5 9 4 8 8 C 7 7 F 2 4 6 6 7 7 F 2 4 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8		ADRI	FIM OM XCH FIN SEC LD WEN INC.	2 8 C C C C C C C C C C C C C C C C C C	SUBBOUTINE LOADS TEXT. SCRET RAM BANK QUO, OL OL RESET RAM BANK QUO, OL RESET RYTE COUNT. LOOK UP IN TEXT TABLE. NEXT TABLE LINE RAM SRC FREST NIBBLE TO RAM DIRAY BUFFER. NEXT RAM CHAR SELOUD NIBBLE TO RAM DIRAY BUFFER. NEXT RAM CHAR. NEXT RAM CHAR. TEXTTABLE: H I I I I I I I I I I I I I I I I I I
1	E 1 2 5 6 7 8 B F C C 7 7 7 F 4 8 B F C C 7 7 7 F 2 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9		LOOP	FIM O LDM XCH FIN INC. LDM WEN LD WEN LD WEN LD WEN LD WEN LDM INC. LDM INC	2 8 C C C C C E C C C C E C C C C E C C	SUBBOUTINE: LOADS TEXT. SCIET RAM BRANK QUO, QU. LE PRISET EYTE COUNT. LOOK UP INTEXT TABLE. NEXT TABLE LINE RAM SIC. FREST NIBBLE TO RAM DURALY BUFFER. NEXT RAM CHAR. SELOUD NIBBLE TO RAM DURLEY BUFFER. NEXT RAM CHAR. NEXT RAM CHAR. DENT RAM CHAR. TEXTTABLE: H I
1	E 1 2 3 4 4 5 6 6 7 8 8 F C 4 8 8 F C D		ADRI	FIM OM XCH FIN SEC LD WEN INC.	2 8 C C C C C C C C C C C C C C C C C C	SUBBOUTINE LOADS TEXT. SCRET RAM BANK QUO, OL OL RESET RAM BANK QUO, OL RESET RYTE COUNT. LOOK UP IN TEXT TABLE. NEXT TABLE LINE RAM SRC FREST NIBBLE TO RAM DIRAY BUFFER. NEXT RAM CHAR SELOUD NIBBLE TO RAM DIRAY BUFFER. NEXT RAM CHAR. NEXT RAM CHAR. TEXTTABLE: H I I I I I I I I I I I I I I I I I I
1	E 1 2 5 6 6 7 6 8 C C 5 9 8 F F F F F 6 6 7 7 6 6 7 7 8 8 F 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7		ADRI	FIM O LDM XCH FIN INC. LDM WEN LD WEN LD WEN LD WEN LD WEN LDM INC. LDM INC	2 8 C C C C C C C C C C C C C C C C C C	JUBBOUTINE: LOADS TEXT. SCRET RAM BRANK QUO, OLG. PRISET RAM BRANK QUO, OLG. PRISET RAM BRANK QUO, OLG. PRISET RAM EXTER COUNT. NEXT TABLE LINE RAM SRC FREST NIBBLE TO RAM DURAN BUFFER. NEXT RAM CHAR. NEXT RAM CHAR. NEXT RAM CHAR. NEXT BYTE? END OF TEXT. TEXTTABLE: H I L L
1	E 1 2 3 4 4 5 6 6 7 8 8 F C 4 8 8 F C D		ADRI	FIM O LDM XCH FIZ INC SRC LDM WRY INC LDM	2 8 C C C C C C C C C C C C C C C C C C	JUBBOUTINE: LOADS TEXT. SCRET RAM BRANK QUO, BO, LE PRISET EYTE COUNT. LOOK UP INTEXT TABLE. NEXT TABLE: LINE RAM SRC FREST NIBBLE TO RAM DURAY BUFFER. NEXT RAM CHAR. SECOND NIBBLE TO RAM DIRRAY BUFFER. NEXT RAM CHAR. NEXT RAM CHAR. TEXT TABLE: H I I I I I I I I I I I I I






Fig. 9.9. TEXT subroutine




Fig. 9.10. MATCH subroutine

mitted to save program space, but any message of up to eight characters could be used in other applications, with appropriate table entries and a different preset for the byte counter, register 5. The messages themselves were worked out to give the most pleasing display within the restrictions of a seven segment format.

The MATCH subroutine is shown in Fig. 9.10, and here the ploy is to subtract one byte of data from the other and check if the result is zero. The result of the comparison is flagged to the main program via alternative BBL exits, BBL 0 means match, BBL 1 means no match. The addresses of the data to be compared are passed to MATCH in register pairs 0,1 and 2, 3 by the main program.

PROMPT FIRMWARE

Send PROM with remittance of £5.35 to:

C.C. Consultants, Dept. P.E., 3 Gainsborough Drive, Worle, Weston-S-Mare, Avon.

Please ensure PROM is securely packaged, and state clearly whether CHOMP or PROMPT firmware is required.

There is not sufficient room to fully detail WUNBYTE, but since this subroutine is so important, readers may like to draw up their own flowchart using the listing in Fig. 9.7. Fortunately WUNBYTE is relatively straightforward and should pose few problems.

Note that source data is complemented using CMA before programming to compensate for the 74L00 inversion. Notice also the way the registers 2, 3, 4, 5 are preset using FIM instructions to give a 16 bit counter which produces a delay of 540 milliseconds. For further details see page 2.17 of the MCS40 manual.

PROMPT LISTING

For PROMPT we have chosen to list the program code in the format introduced in Part 7 for the TONE program. This format differs from the cross assembler listing given in Part 6, and is used to demonstrate to all budding CHAMP programmers that hand-coding of long programs is perfectly feasible! No facilities other than CHAMP itself were used in the development of the PROMPT firmware.

NEXT MONTH: Using CHAMP-PROG and construction of CHAMP-U.V. (Conclusion of series).