4.3 ARTIX7 教学开发管脚配置使用说明

此小节表格说明:

PCB 为电路板上的引脚编号,上文中的板卡图片中也已标出对应位置;

Pin 为配置管脚时需要填写的 FPGA 对应引脚,用于添加约束;

Pin Name / Site Type 为板卡内部引脚名称,前一种命名来自上文中的 Xilinx 官方参考资料,后一种则来自 Vivado 的 I/O Ports 查询窗口。

实验板各管脚接口如图 4.3.1




图 4.3.1 各管脚接口示意图

4.3.1 配置管脚源码

开启比特流压缩, 优化 .bit 文件大小

set property BITSTREAM.GENERAL.COMPRESS TRUE [current design]

#配置管脚必要的两句

set_property PACKAGE_PIN AB6 [get_ports clear]#对接相应的管脚

set_property IOSTANDARD LVCMOS18 [get_ports clear]#设置电压

#对于拨码开关,需要多将 PULLDOWN 置为 true

set property PULLDOWN true [get ports {Input Data[32]}]

#对于 always 中需要边沿的时钟,需要多将 CLOCK_DEDICATED_ROUTE 置为 FALSE set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk]

4.3.2 系统时钟

本实验板上的 100MHz 外部时钟从 FPGA 的 H4 时钟引脚接入,其对应的 Pin Name(Site Type) 为 IO_LIN_TO_AD4N_35。

4.3.3 按动开关*6

表 4.3.1 按动开关

12 0 WEST-WATER SET 10 10 10 10 10 10 10 10 10 10 10 10 10			
PCB	Package Pin	Site Type	
SWB01	V8	IO_L21N_T3_DQS_34	
SWB02	AA8	IO_L22P_T3_34	
SWB03	AB6	IO_L20N_T3_34	
SWB04	T5	IO_L14P_T2_SRCC_34	
SWB05	R4	IO_L13P_T2_MRCC_34	
SWB06	AA4	IO_L11N_T1_SRCC_34	

4.3.4 拨动开关*32

表 4.3.2 拨动开关

PCB	Package Pin	Site Type
SW01	T3	IO_0_34
SW02	U3	IO_L6P_T0_34
SW03	T4	IO_L13N_T2_MRCC_34
SW04	V3	IO_L6N_T0_VREF_34
SW05	V4	IO_L12P_T1_MRCC_34
SW06	W4	IO_L12N_T1_MRCC_34
SW07	Y4	IO_L11P_T1_SRCC_34
SW08	Y6	IO_L18P_T2_34
SW09	W7	IO_L19N_T3_VREF_34
SW10	Y8	IO_L23P_T3_34
SW11	Y7	IO_L23N_T3_34
SW12	T1	IO_L1P_T0_34
SW13	U1	IO_L1N_T0_34

U2	IO_L2P_T0_34
W1	IO_L5P_T0_34
W2	IO_L4P_T0_34
Y1	IO_L5N_T0_34
AA1	IO_L7P_T1_34
V2	IO_L2N_T0_34
Y2	IO_L4N_T0_34
AB1	IO_L7N_T1_34
AB2	IO_L8N_T1_34
AB3	IO_L8P_T1_34
AB5	IO_L10N_T1_34
AA6	IO_L18N_T2_34
R2	IO_L3N_T0_DQS_34
R3	IO_L3P_T0_DQS_34
Т6	IO_L17N_T2_34
R6	IO_L17P_T2_34
U7	IO_25_34
AB7	IO_L20P_T3_34
AB8	IO_L22N_T3_34
	W1 W2 Y1 AA1 V2 Y2 AB1 AB2 AB3 AB5 AA6 R2 R3 T6 R6 U7 AB7

4.3.5 LED 灯*32

表 4.3.3 LED 灯

PCB	Package Pin	Site Type
LED01	R1	IO_L20P_T3_35
LED02	P2	IO_L22P_T3_35
LED03	P1	IO_L20N_T3_35
LED04	N2	IO_L22N_T3_35
LED05	M1	IO_L15P_T2_DQS_35
LED06	M2	IO_L16N_T2_35
LED07	L1	IO_L15N_T2_DQS_35
LED08	J2	IO_L9N_T1_DQS_AD7N_35
LED09	G1	IO_L5P_T0_AD13P_35
LED10	E1	IO_L3P_T0_DQS_AD5P_35

LED11	D2	IO_L4N_T0_35
LED12	A1	IO_L1N_T0_AD4N_35
LED13	L3	IO_L14P_T2_SRCC_35
LED14	G3	IO_L11N_T1_SRCC_35
LED15	K4	IO_L13P_T2_MRCC_35
LED16	G4	IO_L12P_T1_MRCC_35
LED17	K1	IO_L7P_T1_AD6P_35
LED18	J1	IO_L7N_T1_AD6N_35
LED19	H2	IO_L8P_T1_AD14P_35
LED20	G2	IO_L8N_T1_AD14N_35
LED21	F1	IO_L5N_T0_AD13N_35
LED22	E2	IO_L4P_T0_35
LED23	D1	IO_L3N_T0_DQS_AD5N_35
LED24	B1	IO_L1P_T0_AD4P_35
LED25	B2	IO_L2N_T0_AD12N_35
LED26	N3	IO_L19N_T3_VREF_35
LED27	M3	IO_L16P_T2_35
LED28	K3	IO_L14N_T2_SRCC_35
LED29	Н3	IO_L11P_T1_SRCC_35
LED30	N4	IO_L19P_T3_35
LED31	L4	IO_L18N_T2_35
LED32	J4	IO_L13N_T2_MRCC_35

4.3.6 数码管*8

因为数码管相对来说比较复杂,所以为了方便学生,这里就给出对数码管的一个例子,在这个例子中,seg[7-0]分别代表 8 段二极管的 a-g-dp, which[0-2]代表 8 个数码管 3-8 译码器的 DS0-DS2 管脚, enable 代表数码管的使能信号端。

数码管显示运算结果

```
set_property PACKAGE_PIN H19 [get_ports {seg[7]}]
```

set_property PACKAGE_PIN G20 [get_ports {seg[6]}]

set_property PACKAGE_PIN J22 [get_ports {seg[5]}]

set property PACKAGE PIN K22 [get ports {seg[4]}]

set_property PACKAGE_PIN K21 [get_ports {seg[3]}]

set_property PACKAGE_PIN H20 [get_ports {seg[2]}]

```
set_property PACKAGE_PINH22 [get_ports { seg[1] } ]
set_property PACKAGE_PIN J21 [get_ports {seg[0]}]
set_property PACK AGE_PIN M22 [get_ports (which[2])]
set_property PACKAGE_PIN M21 [get_ports {which[1]}]
set_property PACKAGE_PIN N22 [get_ports {which[0]}]
set property PACKAGE PINL21 [get ports enable]
set_property IOSTANDARD LVCMOS18 [get_ports { seg[7] }]
set_property IOSTANDARD LVCMOS18 [get_ports { seg[6] }]
set_property IOSTANDARD LVCMOS18 [get_ports { seg[5] }]
set_property IOSTANDARD LVCMOS18 [get_ports { seg[4] }]
set_property IOSTANDARD LVCMOS18 [get_ports { seg[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports { seg[2] }]
set property IOSTANDARD LVCMOS18 [get_ports (seg[1])]
set_property IOSTANDARD LVCMOS18 [get_ports { seg[0] }]
set_property IOSTANDARD LVCMOS18 [get_ports {which[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports (which[1])]
set_property IOSTANDARD LVCMOS18 [get_ports (which[0])]
```




图 4.3.2 数码管示意图

表 4.3.4	数码管的 3-8 译码	(反向译码,	即 001 代表 4,	DS3 为使能信号)
---------	-------------	--------	-------------	------------

PCB	Pac kage Pin	Site Type
DS0	N22	IO_L15P_T2_DQS_15
DSI	M21	IO_L10P_T1_AD11P_15
DS2	M22	IO_L15N_T2_DQS_ADV_B_
		15

DS3	L21	IO_L10N_T1_AD11N_15

表 4.3.5 数码管的 8 段发光二极管

PCB	Package Pin	Site Type
AN_a	H19	IO_L12N_T1_MRCC_15
AN_b	G20	IO_L8N_T1_AD10N_15
AN_c	J22	IO_L7P_T1_AD2P_15
AN_d	K22	IO_L9N_T1_DQS_AD3N_15
AN_e	K21	IO_L9P_T1_DQS_AD3P_15
AN_f	H20	IO_L8P_T1_AD10P_15
AN_g	H22	IO_L7N_T1_AD2N_15
AN_dp	J21	IO_L11N_T1_SRCC_15