


Computer Architecture

Baseline MIPS Architecture

Kun-Chih (Jimmy) Chen 陳坤志



Department of Computer Science and Engineering National Sun Yat-Sen University

Outline

- Introduction
- Logic Design Conventions
- Building a Datapath
- A Simple Implementation Scheme

Introduction

- Show key issues in creating datapaths and designing controls.
- Design and implement the MIPS instructions including:
 - memory-reference instructions: lw, sw
 - arithmetic-logical instructions: add, sub, and, or, slt
 - branch instructions: beq, j

Overview of the implementation

- For every instruction, the first two steps are the same:
 - Fetch: Send the Program Counter (PC) to the memory that contains the code (Instruction Fetch)
 - Read registers: Use fields of the instructions to select the registers to read.
 - Load/Store : read one register
 - Others : read two registers (R-type)

Example:

```
Iw $s1, 200($s2)
add $t0, $s1, $s2
```

Overview of the implementation


- Common actions for three instruction types:
 (all instructions use ALU after reading registers)
- Memory-reference instructions:
 use ALU to calculate "effective address"
 e.g., lw \$t0 offset(\$s5) → compute offset + \$s5
- Arithmetic-logical instructions:
 use ALU for opcode execution → add, sub, or, and
- 3) Branch instructions:
 use ALU for comparison bne \$s1, \$s2, lable

 → \$s1-\$s2, and check sign of the results

Overview of the implementation

- After using ALU:
- Memory-reference instructions: need to access the memory containing the data to complete a "load" operation, or "store" a word to that memory location.
- Arithmetic-logical instructions: write the result of the ALU back into a destination register.
- 3) Branch instructions: need to change the next instruction address based on the comparison (i.e., change the value of PC)


Typical Instruction Execution



Note that each step does not necessarily correspond to a clock cycle. These only describe the basic flow of instruction execution. The details vary with instruction type.


Abstract View of MIPS CPU Implementation (1/3)

An abstract view of the implementation of the MIPS subset showing the major functional units and the major connections between them.




Multiplexers (2/3)

Can't just join wires together



Control Signals (3/3)




Outline


- Introduction
- Logic Design Conventions
- Building a Datapath
- ❖ A Simple Implementation Scheme

Combinational Elements


- AND-gate
 - ❖ Y = A & B




Multiplexer



Adder





Arithmetic/Logic Unit



Sequential Elements


- Register: stores data in a circuit
 - Uses a clock signal to determine when to update the stored value
 - Edge-triggered: update when Clk changes from 0 to 1






Sequential Elements


- Register with write control
 - Only updates on clock edge when write control input is 1
 - Used when stored value is required later





Clocking Methodology


- Combinational logic transforms data during clock cycles
 - An Edge-triggered methodology
 - Between clock edges
 - Input from state elements, output to state element
 - Longest delay determines clock period
 - Typical execution:
 - Read contents of some state elements,
 - Send values through some combinational logic
 - Write results to one or more state elements




Outline

- Introduction
- Logic Design Conventions
- Building a Datapath
- ❖ A Simple Implementation Scheme

- Basic elements for "access" instructions:
 - a) Instruction Memory (IM) unit
 - b) Program Counter (PC): increase by 4 each time
 - c) Adder: to perform "increase by 4"




A portion of datapath used for fetching instructions and incrementing the program counter




- Basic elements for R-type instructions:
 - Function:
 - 1) Read two registers
 - 2) Perform an ALU operation on the contents of registers
 - 3) Write the result back into the destination register
 - Read operation:
 - 1) Input to the "register file" to specify the indices of the TWO registers to be read.
 - 2) Two outputs of the register contents.
 - Write operation:
 - 1) An input to the "register file" to specify the index of the registers to be written.
 - 2) An input to supply the data to be written into the specified register.

- Elements which we need:
 - a) Register file: a collection of registers in which any register can be read or written by specifying the index of the register in the file.
 - b) ALU (32 bits): operate on the values read from the registers.





P20

Review of Instruction Format




Datapath for R-type instructions






- Basic elements for load/store instructions:
 - a) Data memory unit: read/write data
 - b) Sign-extend unit: sign-extend the 16-bit offset field in the instruction to a 32-bit signed value.
 - c) Register file
 - d) ALU (add "reg" + "offset" to computer the mem address)





-- (c) & (d) are just shown as the previous slide.

Datapath for sw instructions



Datapath for lw instructions





Branch Instructions


Note:

- 1) The offset field is shifted left 2 bits so that it's a "word offset".
- 2) Branch is taken (taken branch): when the condition is true, the branch target address becomes the new PC.
- 3) Branch isn't taken (untaken branch): the incremented PC (PC+4) replaces the current PC, just as for normal instruction.


Operations:

- 1) Compute the branch target address.
- 2) Compare the contents of the two registers.


Datapath for "beq" Instructions



Datapath for both Memory and R-type Instructions




Simple Datapath for All three types of Instructions



Outline

- Introduction
- Logic Design Conventions
- Building a Datapath
- ❖ A Simple Implementation Scheme

Basic Datapath with Control




Design of ALU control unit

- Depending on the instruction type, the ALU will perform
 - Iw/sw: compute the memory address by addition
 - R-type (add, sub, AND,OR, slt): depending on the value of the 6-bit function field
 - Branch (beq): subtraction (R1-R2)

ALU control signals:

ALU control lines	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set on less than
1100	NOR



ALU control for each type of instruction

- Assume 2-bit ALUOp derived from opcode
 - Combinational logic derives ALU control

Instruction opcode	ALUOp	Instruction operation	Funct field	Desired ALU action	ALU control input
LW		load word	XXXXXX	add	0010
SW	00	store word	xxxxxx	add	0010
Branch equal	01	branch equal	XXXXXX	subtract	0110
R-type		add	100000	add	0010
R-type	10	subtract	100010	subtract	0110
R-type		AND	100100	and	0000
R-type		OR	100101	or	0001
R-type		set on less than	101010	set on less than	0111


A Simple Implementation Scheme

The truth table for the three ALU control bits (called Operation)

ALU	JOp	Funct field						
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0	ALU Operation
0	0	X	X	Х	Х	Х	X	0010
х	1	X	X	X	X	X	X	0110
1	X	X	X	0	0	0	0	0010
1	X	X	X	0	0	1	0	0110
1	X	X	X	0	1	0	0	0000
1	X	X	X	0	1	0	1	0001
1	X	X	X	1	0	1	0	0111


Simplify the ALU Control Design

ALU control logic (overall)



Designing the main control unit

The two instruction classes




- Observations:
 - op field: opcode (bit[31:26], which is called Op[5:0].
 - The two registers to be read are specified by rs & rt (for R-type, beq).
 - Base register (for lw, sw) is rs.
 - ❖ 16-bit offset (for lw, sw, beq) is bit[15:0] (also immediate values)
 - The destination register is in one of the two places:
 - > lw : rt, bit[20:16]
 - R-type : rd, bit[15:11]

The Main Control Unit

Control signals derived from instruction

R-type	0	rs	rt	ľ	rd	shar	nt	funct
	31:26	25:21	20:16	15	5:11	10:0	6	5:0
Load/ Store	35 or 43	rs	rt			addr	ess	
Otore	31:26	25:21	20:16 1			15	5:0	
Branch	4	rs	rt			addr	ess	
	31:26	25:21	20:16		15:0		↑	
				/	1			\
	opcode	always read	read, except for load		R-t	e for ype load		sign-extend and add

Simple Datapath with the Control Unit



Effect of the 7 control signals

Signal name	Effect when deasserted(0)	Effect when asserted(1)
RegDst	The register destination number for the Write register comes from the rt field(bits20-16).	The register destination number for the Write register comes from the rd field(bits15-11).
RegWrite	None	The register on the Write register input is written with the value on the Write data input.
ALUSrc	The second ALU operand comes from the second register file output (Read data 2).	The second ALU operand is the sign-extend, lower 16 bits of the instruction.
PCSrc	The PC is replaced by the output of the adder that computes the value of PC + 4.	The PC is replaced by the output of the adder that computes the branch target.
MemRead	None	Data memory contents designated by the address input are put on the Read data output.
MemWrite	None	Data memory contents designated by the address input are replaced by the value on the Write data input.
MemtoReg	The value fed to the register Write data input comes from the ALU.	The value fed to the register Write data input comes from the data memory.

Control Unit Design

The setting of the control lines is completed by the "opcode" field (op[5:0]) of the instruction.

000100


Instruction	RegDst	ALUS rc	Memto- Req	_			Branch	ALUOp1	ALUp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
SW	X	1	X	0	0	1	0	0	0
beq	X/	0	X	0	0	0	1	0	1

Note this table can be further simplified. (e.g. Branch is the same as ALUop0)

Operation for R-type instruction


The 4 steps of the operation for R-type instruction

R-type:




- ❖ add \$t1, \$t2, \$t3
 - Fetch instruction and increment PC (Instr=Memory[PC]; PC = PC + 4)
 - Read registers (Reg1=Reg[rs], Reg2=Reg[rt])
 - Run the ALU operation (Result = Reg1 ALUop Reg2)
 - Store the result into Register File (Reg[rd] = Result)

R-Type Instruction



Operation for "load" instruction


- The 5 steps of the operation for "load" instruction
 - I-type:



Iw \$t1, offset(\$t2)


- Fetch instruction and increment PC (Instr=Memory[PC]; PC = PC + 4)
- Read registers (\$t2 = Reg[rs], only one register is read)
- Address computing (Result = \$t2 + sign-extend(Instr[15-0]))
- Load data from memory (Data = Memory[Result])
- Store data into Register File (Reg[rt] = Data)

Load Instruction



Operation for "store" instruction


- The 4 steps of the operation for "store" instruction
 - I-type:



- sw \$t1, offset(\$t2)
 - Fetch instruction and increment PC (Instr=Memory[PC]; PC = PC + 4)
 - Read two registers (Reg1=Reg[rs], Reg2=Reg[rt])
 - Address computing (Result = Reg1 + sign-extend(Instr[15-0]))
 - Store data into memory (Memory[Result] = Reg2)


Operation for "beq" instruction

- ❖ The 4 steps of the operation for "branch" instruction
 - I-type:



- beq \$t1, \$t2, offset
 - Fetch instruction and increment PC (Instr=Memory[PC]; PC = PC + 4)
 - Read two registers (Reg1=Reg[rs], Reg2=Reg[rt])
 - Compute branch target address (Result = PC + (sign-extend (Instr[15-0] << 2)))</p>
 - Run the ALU operation (Result = Reg1 minus Reg2)
 - Observe "zero" to branch or not (If zero==1, then PC = Result. Otherwise, PC unchanged)

Branch-on-Equal Instruction




Finalizing the control signals


Input/output	Signal name	R-format	lw	sw	beq
Inputs	Op5	0	1	1	0
	Op4	0	0	0	0
	Ор3	0	0	1	0
	Op2	0	0	0	1
	Op1	0	1	1	0
	ОрО	0	1	1	0
outputs	RegDst	1	0	x	Х
	ALUSrc	0	1	1	0
	MemtoReg	0	1	x	X
	RegWrite	1	1	0	0
	MemRead	0	1	0	0
	MemWrite	0	0	1	0
	Branch	0	0	0	1
	ALUOp1	1	0	0	0
	ALUOp0	0	0	0	1

Datapath for "Jump"

- "Jump" operation: (opcode = 000010)
 - Replace a portion of the PC(bit 27-0) with the lower 26 bits of the instruction shifted left by 2 bits.
 - The shift operation is accomplished by simple concatenating "00" to the jump offset.




Implementing "Jumps"



Single-cycle implementation

Why a single-cycle implementation isn't used today?



- Long cycle time for each instruction (load takes longest time)
- All instructions take as much time as the slowest one

Performance of single-cycle implementation

- Example:
 - * Assumption:
 - Memory units : 200 ps
 - > ALU and adders : 100 ps
 - > Register file (read / write) : 50 ps
 - ➤ Multiplexers, control unit, PC accesses, sign extension unit, and wires have no delay.

- Problem: which one would be faster and by how much?
 - 1) Fixed clock cycle
 - 2) Variable-length clock cycle

Performance of single-cycle implementation

Answer:

The critical path for the different instruction classes:

Instruction class	Functional units used by the instruction class						
R-type	Instruction fetch	Register access	ALU	Register access			
Load word	Instruction fetch	Register access	ALU	Memory access	Register access		
Store word	Instruction fetch	Register access	ALU	Memory access			
Branch	Instruction fetch	Register access	ALU				
Jump	Instruction fetch						

Compute the require length for each instruction class:

Instruction class	Instruction memory	Register read	ALU operation	Data memory	Register write	Total
R-type	200	50	100	0	50	400 ps
Load word	200	50	100	200	50	600 ps
Store word	200	50	100	200		550 ps
Branch	200	50	100	0		350 ps
Jump	200					200 ps

Performance of single-cycle implementation

- Calculation equations:
 - CPU execution time = instruction count * CPI * clock cycle time
 - ❖ Assume CPI=1, CPU execution time = instruction count * clock cycle time
- Calculate CPU execution time :
 - 1) fixed clock cycle: 600 ps
 - 2) variable-length clock cycle:
 600*25% + 550*10% + 400*45% + 350*15% + 200* 5% =447.5 ps
 -- The one with variable-length clock cycle is faster.
- Performance ratio:

$$\frac{CPU\ clock\ cycle\ (fixed)}{CPU\ clock\ cycle\ (variable)} = \frac{600}{447.5} = 1.34$$

Instruction type	Ratio		
R-type	45%		
Load word	25%		
Store word	10%		
Branch	15%		
Jump	5%		