{"payload":{"header_redesign_enabled":false,"results":[{"id":"652727449","archived":false,"color":"#555555","followers":1,"has_funding_file":false,"hl_name":"jimaandro/MIPS_processor","hl_trunc_description":"This is a university project. It is an implementation ant testing of MIPS processor in verilog. It is not synthesizable yet","language":"C","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":652727449,"name":"MIPS_processor","owner_id":52114437,"owner_login":"jimaandro","updated_at":"2023-06-12T17:11:29.372Z","has_issues":true}},"sponsorable":false,"topics":["mips","mips-assembly","verilog","verilog-hdl","mips32cpu","mips-architecture"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":80,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ajimaandro%252FMIPS_processor%2B%2Blanguage%253AC","metadata":null,"csrf_tokens":{"/jimaandro/MIPS_processor/star":{"post":"o28hlCiayAZWWZhNIy8Sp9nK6WLrkaM8r4KWq01l2VtXZwviaJugXl_UIRyFBCxQXbbxC4NkEHWJPWLIiIVk2g"},"/jimaandro/MIPS_processor/unstar":{"post":"6cp2uS_ed5MJ7DhinECLbi_k0jGheCMiCmfLDb19qjrLq8Y9F9iuwO34UUPFpPs-6LkCspZdzWJG9EaeMvN3eQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"r5eDecdwKt2QwYzhLJ8Jd5lBuKdKf20fbm7GXHqWT8mZNWOrQ8dcGN_gEtacFCAPYTb1u3OcPEa3_nDryxVGEg"}}},"title":"Repository search results"}