ROC32_8 operator list

fmt24dn

fmt32dn

register zero used to hold return address data sizes: byte(8), half(16), word(32), long(64)

grey rows are instructions for ROC64_8, e.g use a 64-bit ALU

format name	instruction layout
fmt24drsi	00xxxxxx ddddd i rrrrr sssss
fmt24drs	00xxxxxx ddddd 0 rrrrr sssss
fmt24drn	00xxxxxx ddddd 1 rrrrr nnnnn
fmt24dr	00xxxxxx ddddd 0 bbbbb jjjjj
fmt24dbj	00xxxxxx ddddd 1 bbbbb nnnnn
fmt24dbn	00xxxxxx ddddd z rrrrr xxxxx

format name instruction layout

00xxxxxx ddddd nnnnnnnnn

01xxxxxx ddddd nnnnnnnnnnnnnnnn

fmt32drsc	01xxxxxx ddddd i rrrrr sssss zz u ccccc
fmt32drsc	01xxxxxx ddddd 0 rrrrr sssss zz u ccccc
fmt32drnc	01xxxxxx ddddd 1 rrrrr nnnnn z v u ccccc
fmt32dbjs	01xxxxxx ddddd 0 bbbbb sssss yy u jjjjjj
fmt32dbjn	01xxxxxx ddddd 1 bbbbb nnnnn yy u jjjjj
fmt32dbjs	01xxxxxx ddddd 0 bbbbb sssss yy 0 jjjjjj
fmt32dbjn	01xxxxxx ddddd 1 bbbbb nnnnn yy 0 jjjjj
fmt32mbjs	01xxxxxx mmmmm 0 bbbbb sssss yy 1 jjjjjj
fmt32mbjn	01xxxxxx mmmmm 1 bbbbb nnnnn yy 1 jjjjjj
fmt32dr	00xxxxxx ddddd z rrrrr xxxxx u ccccc

formats neumonic

fmt24dbj, fmt24dbn	LDU8
fmt24dbj, fmt24dbn	LDU16
fmt24dbj, fmt24dbn	LDU32
fmt24dbj, fmt24dbn	LD64
fmt24dbj, fmt24dbn	LDI8
fmt24dbj, fmt24dbn	LDI16
fmt24dbj, fmt24dbn	LDI32
fmt24dbj, fmt24dbn	ST8
fmt24dbj, fmt24dbn	ST16
fmt24dbj, fmt24dbn	ST32
fmt24dbj, fmt24dbn	ST64
fmt24drs, fmt24drn	ADD, ADDI
fmt24drs, fmt24drn	SUB, SUBI
fmt24drs, fmt24drn	ADC, ADCI
fmt24drs, fmt24drn	SBC, SBCI

James C Brakefield © 2020

immediate field is value of -8..15 or length of postfixed immediate in bytes last four registers are condition code, frame pointer, stack pointer & PC CCR as base register & register zero as index register read as zero

, and the second	usage	Ü	address arithmetic
basic 24-bit instruction	١		
R op S ->D			
R op immediate ->D			
load/store base + scale	ed index		B + J * ds
load/store base + offse	et		B + N
op R -> D; single opera	nd instructions		
eleven bit signed offse	t or immediate		PC + N

usage	address arithmetic

R op S ->D; execute on predicate match R op imm ->D; execute on predicate match load from base + index * scaling + offset B + J * Y + S
•
load from base + index * scaling + offset B + J * Y + S
load from base + index * scaling + offset B + J * Y + N
store to base + index * scaling + offset B + J * Y + S
store to base + index * scaling + offset B + J * Y + N
store immediate to base + index * scaling + offset B + J * Y + S
store immediate to base + index * scaling + offset B + J * Y + N
op R -> D; single operand instructions
nineteen bit signed offset or immediate PC + N

short description (50 of 64 allocated) comments

load unsigned byte from memory	
load unsigned half from memory	
load unsigned word from memory	
load unsigned long from memory	
load signed byte from memory	
load signed half from memory	
load signed word from memory	
store byte to memory	32-bit version supports store immediate
store half to memory	32-bit version supports store immediate
store word to memory	32-bit version supports store immediate
store long to memory	32-bit version supports store immediate
R + S -> D	contents of register R + contents of register S to register D
R - S -> D	
R + S + carry -> D	
R - S + carry -> D	

R * S -> D fmt24drs, fmt24drn MUL, MULI fmt24drs, fmt24drn MULU, MULUI unsigned multiply, upper half result fmt24drs, fmt24drn MULUS, MULUSI signed multiply, upper half result fmt24drs, fmt24drn DIVU, DIVUI R / S -> D, unsigned fmt24drs, fmt24drn DIVS. DIVSI signed integer divide unsigned integer divide remainder fmt24drs, fmt24drn REMU, REMUI fmt24drs, fmt24drn REMS, REMSI signed integer divide remainder fmt24drs, fmt24drn AND, ANDI R and S -> D fmt24drs, fmt24drn OR, ORI $R \text{ or } S \rightarrow D$ fmt24drs, fmt24drn XOR, XORI R xor S -> D fmt24drs, fmt24drn CMP, CMPI R:S->D, result to D register My 66000 CCR format plus even/odd bits fmt24drs, fmt24drn FADD, FADDI floating-point add fmt24drs, fmt24drn FSUB, FSUBI floating-point subtract floating-point multiply fmt24drs. fmt24drn FMUL, FMULI FMA, FMAI floating-point multiply and add three operands fmt24drs, fmt24drn FDIV, FDIVI floating-point divide fmt24drs, fmt24drn FCMP, FCMPI floating-point compare, result to D register My 66000 CCR format fmt24drs, fmt24drn FATAN2PI arc-tangent in rotations for two operands fmt24drs, fmt24drn FPOW, FPOWI R raised to the S power fmt24drs, fmt24drn INSRT, INSRTI bit field insert starting bit and length concatenated into S or N as a 12-bit contiguous field fmt24drs, fmt24drn starting bit and length concatenated into S or N as a 12-bit contiguous field EXTRCT, EXTRCTI unsigned extract bit field fmt24drs, fmt24drn EXTRCTS, EXTRCTSI sign extended bit field extract starting bit and length concatenated into S or N as a 12-bit contiguous field fmt24drs, fmt24drn ROL, ROLI rotate left fmt24drs, fmt24drn SHR, SHRI shift right fmt24drs, fmt24drn ASR, ASRI arithmetic shift right shift left fmt24drs, fmt24drn SHL, SHLI JMPcc, CALLcc fmt24dbj, fmt24dbn D is the condition, JMP-never mapped to CALL conditional jump/call fmt24dn BRcc, BSRcc conditional relative branch/call with 11-bit signed offs D is the condition, BR-never mapped to CALL fmt24drs, fmt24drn BBS, BBC relative branch on bit set/clear N is branch displacement, R is source, D is bit number fmt24drs, fmt24drn MAX, MAXI signed maximum fmt24drs, fmt24drn MIN, MINI signed minimum fmt24drs, fmt24drn EXPADJ, EXPADJI adjust exponent fmt24dn VECT identify loop vector registers fmt24drs, fmt24drn LOOP, LOOPI vector loop instruction

Single Operand Instructions (28 allocated of 32 available)

LDI

fmt24dn

fmt24drINread input portR is the port numberOUTwrite to output portR is the port number

MOV, MOVImove registermacro opNOTBoolean complementmacro opNEGNegatemacro opINC, DECIncrement, Decrementmacro op

load immediate

ABS, FABS Absolute value macro op

SQRT, FSQRT Square root

LDZCNT, LD1CNT, TRZCNT, TR1CNT Leading and trailing zero/ones count ranges from zero to register size

POPCNT Count of one bits ranges from zero to register size

SINPI, COSPI, TANPI Trig functions in half rotations

EXP, EXPM1, EXP2 Exponential to base E and base 2 exponential result near one

ASINPI, ACOSPI, ATANPI

Trig functions in half rotations

LOG, LOGP1, LOG2 Logarithm to base E and base 2 log of value near one

INT, FLT Integer from/to float

FRAC, EXPON Floating-point fraction/exponent

ANDCCR clear bits in CCR macro op
ORCCR set bits in CCR macro op

Tripple Operand Instructions, typically 32 or 40-bit instructions

MEDIAN MAX3

MIN3 ADD3

INTP-BLEND-LERP linear interpolation FMAC multiply-add

LUT Boolean predicate over multiple bits (5 to 8), R & D are start and ending register numbers which sets the size of the LUT

CMOV Select one of two operands
MERG Select bits from two operands