## **ROC32** 8 operator list

register zero used to hold return address data sizes: byte(8), half(16), word(32), long(64)

grey rows are instructions for ROC64 8, e.g use a 64-bit ALU

format name	instruction layout

fmt24drsi	00xxxxxx ddddd i rrrrr sssss
fmt24drs	00xxxxxx ddddd 0 rrrrr sssss
fmt24drn	00xxxxxx ddddd 1 rrrrr nnnnn
fmt24dbj	00xxxxxx ddddd 0 bbbbb jjjjj
fmt24dbn	00xxxxxx ddddd 1 bbbbb nnnnn
fmt24dr	00xxxxxx ddddd z rrrrr xxxxx
fmt24dn	00xxxxxx ddddd nnnnnnnnnn

#### format name instruction layout

# fmt32drsc 01xxxxxx ddddd i rrrrr sssss zz u ccccc

fmt32drsc	01xxxxxx ddddd 0 rrrrr sssss zz u ccccc
fmt32drnc	01xxxxxx ddddd 1 rrrrr nnnnn z v u ccccc
fmt32dbjs	01xxxxxx ddddd 0 bbbbb sssss yy u jjjjjj
fmt32dbjn	01xxxxxx ddddd 1 bbbbb nnnnn yy u jjjjj
fmt32dbjs	01xxxxxx ddddd 0 bbbbb sssss yy 0 jjjjj
C	04 0 0

fmt32dbjn 01xxxxxx ddddd 1 bbbbb nnnnn yy 0 jijiji fmt32mbjs 01xxxxxx mmmmm 0 bbbbb sssss yy 1 jijji fmt32mbjn 01xxxxxx mmmmm 1 bbbbb nnnnn yy 1 jjjjj

fmt32dr 01xxxxxx ddddd z rrrrr xxxxxxx u ccccc

fmt32dn 01xxxxxx ddddd nnnnnnnnnnnnnnnnnn

## 24-bit formats

# neumonic

SBC, SBCI

#### fmt24dbj, fmt24dbn LDU8 fmt24dbj, fmt24dbn LDU16 fmt24dbj, fmt24dbn LDU32 fmt24dbj, fmt24dbn LD64 fmt24dbj, fmt24dbn LDI8 fmt24dbj, fmt24dbn LDI16 fmt24dbj, fmt24dbn LDI32 fmt24dbj, fmt24dbn ST8 fmt24dbj, fmt24dbn ST16 fmt24dbj, fmt24dbn ST32 fmt24dbj, fmt24dbn ST64 fmt24drs, fmt24drn ADD, ADDI fmt24drs, fmt24drn SUB, SUBI fmt24drs, fmt24drn ADC, ADCI

fmt24drs, fmt24drn

## James C Brakefield © 2020

immediate field is value of -8..15 or length of postfixed immediate in bytes last four registers are condition code, frame pointer, stack pointer & PC CCR as base register & register zero as index register read as zero

usage	address arithmetic
basic 24-bit instruction	
R op S ->D	
R op immediate ->D	
load/store base + scaled index	B + J * ds
load/store base + offset	B + N
op R -> D; single operand instructions	
eleven bit signed offset or immediate	PC + N

#### usage address arithmetic

hacic	27_hi+	instruction
Dasic	32-DIL	III3ti uction

R op S ->D; execute on predicate match R op imm ->D; execute on predicate match load from base + index \* scaling + offset

B + J \* Y + Sload from base + index \* scaling + offset B + J \* Y + Nstore to base + index \* scaling + offset B + J \* Y + Sstore to base + index \* scaling + offset B + J \* Y + N store immediate to base + index \* scaling + offset B + J \* Y + Sstore immediate to base + index \* scaling + offset B+J\*Y+N

op R -> D; single operand instructions

nineteen bit signed offset or immediate PC + N

## short description (72 of 64 allocated)

load unsigned byte from memory load unsigned half from memory load unsigned word from memory load unsigned long from memory load signed byte from memory load signed half from memory load signed word from memory

store byte to memory store half to memory store word to memory store long to memory  $R + S \rightarrow D$ R - S -> D

R + S + carry -> D R - S + carry -> D

## comments

# 32-bit version supports store immediate

32-bit version supports store immediate 32-bit version supports store immediate 32-bit version supports store immediate

contents of register R + contents of register S to register D

fmt24drs, fmt2	24drn MUL, MULI	R * S -> D	
fmt24drs, fmt2	4drn MULU, MULUI	unsigned multiply, upper half result	
fmt24drs, fmt2	4drn MULUS, MULUSI	signed multiply, upper half result	
fmt24drs, fmt2	.4drn DIVU, DIVUI	R / S -> D, unsigned	
fmt24drs, fmt2	24drn DIVS, DIVSI	signed integer divide	
fmt24drs, fmt2	4drn REMU, REMUI	unsigned integer divide remainder	
fmt24drs, fmt2	24drn REMS, REMSI	signed integer divide remainder	
fmt24drs, fmt2	24drn AND, ANDI	R and S -> D	
fmt24drs, fmt2	24drn OR, ORI	R or S -> D	
fmt24drs, fmt2	24drn XOR, XORI	R xor S -> D	
fmt24drs, fmt2	24drn CMP, CMPI	R:S->D, result to D register	My 66000 CCR format plus even/odd bits
fmt24drs, fmt2	4drn FADD, FADDI	floating-point add	
fmt24drs, fmt2	24drn FSUB, FSUBI	floating-point subtract	
fmt24drs, fmt2	24drn FMUL, FMULI	floating-point multiply	
	FMA, FMAI	floating-point multiply and add	three operands
fmt24drs, fmt2	24drn FDIV, FDIVI	floating-point divide	
fmt24drs, fmt2	24drn FCMP, FCMPI	floating-point compare, result to D register	My 66000 CCR format
fmt24drs, fmt2	24drn FATAN2PI	arc-tangent in rotations for two operands	
fmt24drs, fmt2	24drn FPOW, FPOWI	R raised to the S power	
fmt24drs, fmt2	24drn INSRT, INSRTI	bit field insert	starting bit and length concatenated into S or N as a 12-bit contiguous field
fmt24drs, fmt2	44drn EXTRCT, EXTRCTI	unsigned extract bit field	starting bit and length concatenated into S or N as a 12-bit contiguous field
fmt24drs, fmt2	44drn EXTRCTS, EXTRCTSI	sign extended bit field extract	starting bit and length concatenated into S or N as a 12-bit contiguous field
fmt24drs, fmt2	24drn ROL, ROLI	rotate left	
fmt24drs, fmt2	24drn SHR, SHRI	shift right	
fmt24drs, fmt2	24drn ASR, ASRI	arithmetic shift right	
fmt24drs, fmt2	24drn SHL, SHLI	shift left	
fmt24dbj, fmt2	24dbn JMPcc, CALLcc	conditional jump/call	D is the condition, JMP-never mapped to CALL
fmt24dn	BRcc, BSRcc	,	ned offs D is the condition, BR-never mapped to CALL
fmt24drs, fmt2	,	relative branch on bit set/clear	N: branch delta, R: source, D: bit number; requires 2/4 op-codes on 64-bit machine
fmt24drs, fmt2	•	signed maximum	
fmt24drs, fmt2	•	signed minimum	
fmt24drs, fmt2	•	add to exponent	
fmt24dn	VECT	identify loop vector registers	
fmt24drs, fmt2		vector loop instruction	
fmt24dn	LDI	load immediate	
fmt24dr		single operand instructions	operand can be negated/inverted
	Probably useful instructions		
	MMOV	memory to memory byte string move	My 66000 instruction
	PCND	create predicate shadow on condition	My 66000 instruction
	PCB1	create predicate shadow on bit	My 66000 instruction
	STM	multi-register save to memory	My 66000 instruction
	LDM	multi-register load from memory	My 66000 instruction
fmt24dbj, fmt2	24dbn FLD8, FLD16, FLD32, FLD64	floating-point load	could support 2nd 16-bit float format instead of the 8-bit float

fmt24dbj, fmt24dbn fmt24drs, fmt24drn

fmt24drs, fmt24drn

FST8, FST16, FST32, FST64

FMAX, FMAXI

FMIN, FMINI

LEA8, LEA16, LEA32, LEA64

floating-point store

floating-point maximum floating-point minimum load effective address My 66000 instruction

could support 2nd 16-bit float format instead of the 8-bit float

My 66000 instruction

Single Operand Instructions (92 allocated of 32 in fmt24, or of 128 in fmt32), operand negate/invert supported

fmt24dr, fmt32dr

IN OUT

NEG

MOV, MOVI NOT

INC, DEC

ABS, FABS, NABS, FNABS

LDZCNT, LD1CNT, TRZCNT, TR1CNT

POPCNT

SINPI, COSPI, TANPI ASINPI, ACOSPI, ATANPI

INT, FLT ANDCCR

ORCCR CVT (48)

EXPON

FRACT SQRT

FSQRT FRSQRT

FRCP LN2P1

LN2 LNP1

LN LOGP1

LOG EXP2M1

EXP2

EXPM1 EXP

EXP10M1

EXP10 SIN COS TAN ASIN ACOS read input port write to output port

move register
Boolean complement
Negate

Increment, Decrement Absolute value

Leading and trailing zero/ones count Count of one/zero bits

Trig functions in half rotations
Trig functions in half rotations

Integer from/to float clear bits in CCR set bits in CCR

to & from: single, double, unsigned, signed

extract exponent extract fraction square root

floating-point square root

floating-point reciprical square root

reciprical

log to base 2 plus one

log to base 2 natural log plus one

natural log

base 10 logarithm plus one

base 10 logarithm

base 2 exponentation minus one

base 2 exponentation

base E exponentation minus one

base E exponentation

base 10 exponentation minus one

base 10 exponentation trig functions in radians R is the port number

R is the port number macro op macro op macro op macro op macro op

ranges from zero to register size ranges from zero to register size

macro op

up to 6 rounding modes

macro op

ATAN trig functions in radians
RND round using current mode
RNDTEV round to nearest, ties to even
RNDTOD inexact round to nearest odd

RNDTZ round toward zero
RNDFZ round away from zero

CEIL ceiling FLOOR floor

# Triple Operand Instructions, typically 32 or 40-bit instructions, see also RTF64 by Robert Finch

MEDIAN MAX3 MIN3 ADD3

INTP-BLEND-LERP linear interpolation FMAC multiply-add

LUT Boolean predicate over multiple bits (5 to 8), R & D are start and ending register numbers which sets the size of the LUT

CMOV Select one of two operands
MERG Select bits from two operands