ROC32_8 operator list

James C Brakefield © 2020

register zero used to hold return address register zero as index register reads as zero

five bit immediate field is value of -8..15 or length - 1 of postfixed immediate in bytes last four registers are condition code, frame pointer, stack pointer & PC

format name	eventual layout	usage	address arithmetic	instruction fields	
fmt24drsi	00xxxxxx ddddd i rrrrr sssss	basic 24-bit instruction		b base address register #	
fmt24drs	00xxxxxx ddddd 0 rrrrr sssss	R op S ->D		c condition code predicate (execute instruction if condition true)	
fmt24dri	00xxxxxx ddddd 1 rrrrr nnnnn	R op immediate ->D		d result register #	
fmt24dbx	00xxxxxx ddddd 0 bbbbb jjjjj	load/store base + scaled index	B + J * ds	ds data size in bytes	
fmt24dbn	00xxxxxx ddddd 1 bbbbb nnnnn	load/store base + offset	B + N	i s is immediate field if i = 1	
fmt24dr	00xxxxxx ddddd z rrrrr xxxxx	op R -> D; single operand instructions		j register # for scaled index	
fmt24dn	00xxxxxx ddddd nnnnnnnnnn	eleven bit signed offset or immediate	PC + N	m small constant or length of following immediate for store immediate val	alue
				n small constant or length of following immediate	
fmt32drsc	01xxxxxx ddddd i rrrrr sssss zz u ccccc	basic 32-bit instruction		r operand register #	
fmt32drsc	01xxxxxx ddddd 0 rrrrr sssss zz u ccccc	R op S ->D; execute on predicate match		s operand register #	
fmt32drnc	01xxxxxx ddddd 1 rrrrr nnnnn z v u ccccc	R op imm ->D; execute on predicate match		u update CC enable, for ST instructions is store immediate enable	
fmt32dbjs	01xxxxxx ddddd 0 bbbbb sssss yy u jjjjj	load from base + index * scaling + offset	B + J * Y + S	v swap operands enable	
fmt32dbjn	01xxxxxx ddddd 1 bbbbb nnnnn yy u jjjjj	load from base + index * scaling + offset	B + J * Y + N	x op-code bits	
fmt32dbjs	01xxxxxx ddddd 0 bbbbb sssss yy 0 jjjjj	store to base + index * scaling + offset	B + J * Y + S	y 2-bit code for: ds * (14)	
fmt32dbjn	01xxxxxx ddddd 1 bbbbb nnnnn yy 0 jjjjj	store to base + scaled index + offset	B + J * Y + N	z negate/invert enables for one or two operands	
fmt32mbjs	01xxxxxx mmmmm 0 bbbbb sssss yy 1 jjjjjj	store immediate to base + index * scaling + offset	B + J * Y + S		
fmt32mbjn	01xxxxxx mmmmm 1 bbbbb nnnnn yy 1 jjjjjj	store immediate to base + index * scaling + offset	B + J * Y + N		
fmt32dr	00xxxxxx ddddd z rrrrr xxxxx xx u ccccc	op R -> D; single operand instructions			
fmt32dn	01xxxxxx ddddd nnnnnnnnnnnnnnnnn	nineteen bit signed offset or immediate	PC + N		
fmt40drsct	10xxxxxx ddddd i rrrrr sssss zzuccccc xxxttttt		basic 40-bit inst	ruction with three source registers	
fmt48drscte 11xxxxxx ddddd i rrrrr sssss zzuccccc xxxttttt xxxeeeee			basic 48-bit inst	ruction with 3 source, 2 destination & predication	
fmt48drsctw 11xxxxxx ddddd i rrrrr sssss zzuccccc xwwttttt wwweeeee			basic 48-bit instruction with 4 source, 2 destination & predication		

Some 32-bit instructions support three operand operations

40-bit load/store instructions support predication

40-bit instructions support three operands and predication

40 and 48-bit instructions support CARRY mechanism: register field(s) for extended operand and extended result