

ROC32_8 operator list

register zero used to hold return address
data sizes: byte(8), half(16), word(32), long(64)
grey rows are instructions for ROC64_8, e.g use a 64-bit ALU

format name	instruction layout
fmt24drsi	00xxxxxx ddddd i rrrrr sssss
fmt24drs	00xxxxxx ddddd 0 rrrrr sssss
fmt24drn	00xxxxxx ddddd 1 rrrrr nnnnn
fmt24dr	00xxxxxx ddddd 0 bbbbb jjjjj
fmt24dbj	00xxxxxx ddddd 1 bbbbb nnnnn
fmt24dbn	00xxxxxx ddddd z rrrrr xxxxx
fmt24dn	00xxxxxx ddddd nnnnnnnnnnn

format name	instruction layout
fmt32drsc	01xxxxxx ddddd i rrrrr sssss zz u ccccc
fmt32drsc	01xxxxxx ddddd 0 rrrrr sssss zz u ccccc
fmt32drnc	01xxxxxx ddddd 1 rrrrr nnnnn z v u ccccc
fmt32dbjs	01xxxxxx ddddd 0 bbbbb sssss yy u jjjjj
fmt32dbjn	01xxxxxx ddddd 1 bbbbb nnnnn yy u jjjjj
fmt32dbjs	01xxxxxx ddddd 0 bbbbb sssss yy 0 jjjjj
fmt32dbjn	01xxxxxx ddddd 1 bbbbb nnnnn yy 0 jjjjj
fmt32mbjs	01xxxxxx mmmmm 0 bbbbb sssss yy 1 jjjjj
fmt32mbjn	01xxxxxx mmmmm 1 bbbbb nnnnn yy 1 jjjjj
fmt32dr	00xxxxxx ddddd z rrrrr xxxxx - - u ccccc
fmt32dn	01xxxxxx ddddd nnnnnnnnnnnnnnnnnnn

formats	neumonic
fmt24dbj, fmt24dbn	LDU8
fmt24dbj, fmt24dbn	LDU16
fmt24dbj, fmt24dbn	LDU32
fmt24dbj, fmt24dbn	LD64
fmt24dbj, fmt24dbn	LDI8
fmt24dbj, fmt24dbn	LDI16
fmt24dbj, fmt24dbn	LDI32
fmt24dbj, fmt24dbn	ST8
fmt24dbj, fmt24dbn	ST16
fmt24dbj, fmt24dbn	ST32
fmt24dbj, fmt24dbn	ST64
fmt24drs, fmt24drn	ADD, ADDI
fmt24drs, fmt24drn	SUB, SUBI
fmt24drs, fmt24drn	ADC, ADCI
fmt24drs, fmt24drn	SBC, SBCL

James C Brakefield © 2020

immediate field is value of -8..15 or length of postfix immediate in bytes
last four registers are condition code, frame pointer, stack pointer & PC
CCR as base register & register zero as index register read as zero

usage	address arithmetic
basic 24-bit instruction	
R op S ->D	
R op immediate ->D	
load/store base + scaled index	B + J * ds
load/store base + offset	B + N
op R -> D; single operand instructions	
eleven bit signed offset or immediate	PC + N

usage	address arithmetic
basic 32-bit instruction	
R op S ->D; execute on predicate match	
R op imm ->D; execute on predicate match	
load from base + index * scaling + offset	B + J * Y + S
load from base + index * scaling + offset	B + J * Y + N
store to base + index * scaling + offset	B + J * Y + S
store to base + index * scaling + offset	B + J * Y + N
store immediate to base + index * scaling + offset	B + J * Y + S
store immediate to base + index * scaling + offset	B + J * Y + N
op R -> D; single operand instructions	
nineteen bit signed offset or immediate	PC + N

short description (50 of 64 allocated)	comments
load unsigned byte from memory	
load unsigned half from memory	
load unsigned word from memory	
load unsigned long from memory	
load signed byte from memory	
load signed half from memory	
load signed word from memory	
store byte to memory	32-bit version supports store immediate
store half to memory	32-bit version supports store immediate
store word to memory	32-bit version supports store immediate
store long to memory	32-bit version supports store immediate
R + S -> D	contents of register R + contents of register S to register D
R - S -> D	
R + S + carry -> D	
R - S + carry -> D	

fmt24drs, fmt24drn	MUL, MULI	R * S -> D	
fmt24drs, fmt24drn	MULU, MULUI	unsigned multiply, upper half result	
fmt24drs, fmt24drn	MULUS, MULUSI	signed multiply, upper half result	
fmt24drs, fmt24drn	DIVU, DIVUI	R / S -> D, unsigned	
fmt24drs, fmt24drn	DIVS, DIVSI	signed integer divide	
fmt24drs, fmt24drn	REMU, REMUI	unsigned integer divide remainder	
fmt24drs, fmt24drn	REMS, REMSI	signed integer divide remainder	
fmt24drs, fmt24drn	AND, ANDI	R and S -> D	
fmt24drs, fmt24drn	OR, ORI	R or S -> D	
fmt24drs, fmt24drn	XOR, XORI	R xor S -> D	
fmt24drs, fmt24drn	CMP, CMPI	R : S -> D, result to D register	My 66000 CCR format plus even/odd bits
fmt24drs, fmt24drn	FADD, FADDI	floating-point add	
fmt24drs, fmt24drn	FSUB, FSUBI	floating-point subtract	
fmt24drs, fmt24drn	FMUL, FMULI	floating-point multiply	
	FMA, FMAI	floating-point multiply and add	three operands
fmt24drs, fmt24drn	FDIV, FDIVI	floating-point divide	
fmt24drs, fmt24drn	FCMP, FCMPI	floating-point compare, result to D register	My 66000 CCR format
fmt24drs, fmt24drn	FATAN2PI	arc-tangent in rotations for two operands	
fmt24drs, fmt24drn	FPOW, FPOWI	R raised to the S power	
fmt24drs, fmt24drn	INSRT, INSRTI	bit field insert	starting bit and length concatenated into S or N as a 12-bit contiguous field
fmt24drs, fmt24drn	EXTRCT, EXTRCTI	unsigned extract bit field	starting bit and length concatenated into S or N as a 12-bit contiguous field
fmt24drs, fmt24drn	EXTRCTS, EXTRCTSI	sign extended bit field extract	starting bit and length concatenated into S or N as a 12-bit contiguous field
fmt24drs, fmt24drn	ROL, ROLI	rotate left	
fmt24drs, fmt24drn	SHR, SHRI	shift right	
fmt24drs, fmt24drn	ASR, ASRI	arithmetic shift right	
fmt24drs, fmt24drn	SHL, SHLI	shift left	
fmt24dbj, fmt24dbn	JMPcc, CALLcc	conditional jump/call	D is the condition, JMP-never mapped to CALL
fmt24dn	BRcc, BSRcc	conditional relative branch/call with 11-bit signed offset	D is the condition, BR-never mapped to CALL
fmt24drs, fmt24drn	BBS, BBC	relative branch on bit set/clear	N is branch displacement, R is source, D is bit number
fmt24drs, fmt24drn	MAX, MAXI	signed maximum	
fmt24drs, fmt24drn	MIN, MINI	signed minimum	
fmt24drs, fmt24drn	EXPADJ, EXPADJI	adjust exponent	
fmt24dn	VECT	identify loop vector registers	
fmt24drs, fmt24drn	LOOP, LOOPI	vector loop instruction	
fmt24dn	LDI	load immediate	

Single Operand Instructions (28 allocated of 32 available)

fmt24dr	IN	read input port	R is the port number
	OUT	write to output port	R is the port number
	MOV, MOVI	move register	macro op
	NOT	Boolean complement	macro op
	NEG	Negate	macro op
	INC, DEC	Increment, Decrement	macro op

ABS, FABS
SQRT, FSQRT
LDZCNT, LD1CNT, TRZCNT, TR1CNT
POPCNT
SINPI, COSPI, TANPI
EXP, EXPM1, EXP2
ASINPI, ACOSPI, ATANPI
LOG, LOGP1, LOG2
INT, FLT
FRAC, EXPON
ANDCCR
ORCCR

Absolute value
Square root
Leading and trailing zero/ones count
Count of one bits
Trig functions in half rotations
Exponential to base E and base 2
Trig functions in half rotations
Logarithm to base E and base 2
Integer from/to float
Floating-point fraction/exponent
clear bits in CCR
set bits in CCR

macro op

ranges from zero to register size
ranges from zero to register size

exponential result near one

log of value near one

macro op
macro op

Tripple Operand Instructions, typically 32 or 40-bit instructions

MEDIAN
MAX3
MIN3
ADD3
INTP-BLEND-LERP
FMAC
LUT
CMOV
MERG

linear interpolation
multiply-add
Boolean predicate over multiple bits (5 to 8), R & D are start and ending register numbers which sets the size of the LUT
Select one of two operands
Select bits from two operands