	A details		James C Brakefield © 2024				
Data formats, unsign	ned only for minmin project						
ISA has provision for	four data types each of four lengths	open issues as	to sign extension versus zero extens	ion, and whether to have	e interleaved/bit-re	eversed float formats?	
unsigned 8	nnnnnnn	little endian, ie	e bits numbered right to left zero to 7	1	displacements are 2's complement		
unsigned 16	nnnnnnn nnnnnnn	little endian, ie	e bits numbered right to left zero to 1	.5	displacements are 2's complement		
unsigned 24	nnnnnnn nnnnnnn nnnnnnn	little endian, ie	e bits numbered right to left zero to 2	13	displacements are 2's complement		
unsigned 32	nnnnnnn nnnnnnn nnnnnnn nnnnnnn	little endian, ie	e bits numbered right to left zero to 3	31	displacements ar	re 2's complement	
sign and magnitude	nnnnnns etc	sign and magn	nitude, code for minus zero used for N	NaN	lengthened by ze	ero extension	
2's complement	snnnnnn etc	2's compleme	nt		lengthened by sig	gn extension	
float8	mmmm.1eess	8-bit float, sign	ned exponent and signed mantissa		implied leading 1	mantissa bit, mantissa bit reversed, lengthened by zero extension	
float16	mmmmmmme mmmm.leess	16-bit float, sig	gned exponent and signed mantissa		implied leading 1	mantissa bit, mantissa bit reversed, lengthened by zero extension	
float24	mmmmmmmee mmmmmmmmmmm.1eess	24-bit float, sig	gned exponent and signed mantissa		implied leading 1	mantissa bit, mantissa bit reversed, lengthened by zero extension	
float32	mmmmmmmee mmmmmmmee mmmmm.leess			inte	erleaved mantissa	and exponent bits allow zero extension with exponent lengthening	
Posit		differs from flo	oat in that all but two exponent bits o	derived from trailing zero	bits count of the r	mantissa	
Immediate values enco	oded within instruction stream						
immediate values	1snnn nnnnnnn	12-bit displace	ement		used for short br	anch displacements or value of -2048 to 2047	
immediate values	1nnnn nnllllll	6-bit bit location	on and 6-bit length		used in shift and	bit field insert/extract instructions	
immediate values	00nnn	value of 07			short constant		
immediate values	011nn	value of -41			short constant		
immediate values	010nn	one to four by	te value follows instruction		one to four byte	value	
Special registers							
register zero used to ho	old return address						
last four registers are re	esidue, frame pointer, stack pointer & PC	residue registe	er gets the carry/overflow from add/s	subtract, the remainder f	rom divide, upper	half of multiply and rounding error from floating-point	
residue as base register	r & register zero as index register read as zero						
Type of operation data							
Type of operation dete	rmined by types of the operands, so same op-code for unsi	igned, signed, fl	loat or Posit; mismatched operand ty	pes may cause a trap			
	rmined by types of the operands, so same op-code for unsi bit type code: unsigned, signed, float & Posit(26+ bits total)	 		· · · · · · · · · · · · · · · · · · ·			
		 		t mantissa	address arithmet	ic	
each register has a 2+ b	oit type code: unsigned, signed, float & Posit(26+ bits total)	 	for floating point exponent and Posi	t mantissa	address arithmet	ic x: op-code bit	
each register has a 2+ t	oit type code: unsigned, signed, float & Posit(26+ bits total) instruction layout	 	for floating point exponent and Posi usage	t mantissa	address arithmet		
each register has a 2+ b format name fmt24drsi	oit type code: unsigned, signed, float & Posit(26+ bits total) instruction layout sssss rrrrr i ddddd 00xxxxxx	 	for floating point exponent and Posi usage basic 24-bit instruction	t mantissa	address arithmet	x: op-code bit	
each register has a 2+ b format name fmt24drsi fmt24drs	oit type code: unsigned, signed, float & Posit(26+ bits total) instruction layout sssss rrrrr i ddddd 00xxxxxx sssss rrrrr 0 ddddd 00xxxxxx	 	for floating point exponent and Posi usage basic 24-bit instruction R op S ->D	t mantissa	address arithmet	x: op-code bit i: immediate enable	
each register has a 2+ b format name fmt24drsi fmt24drs fmt24dri	oit type code: unsigned, signed, float & Posit(26+ bits total) instruction layout sssss rrrrr i ddddd 00xxxxxx sssss rrrrr 0 ddddd 00xxxxxx nnnnn rrrrr 1 ddddd 00xxxxxx	 	for floating point exponent and Posi usage basic 24-bit instruction R op S ->D R op immediate ->D	t mantissa		x: op-code bit i: immediate enable m, n: -47 or byte length of following data or 12-bit signed	
each register has a 2+ b format name fmt24drsi fmt24drs fmt24dri fmt24dbx fmt24dbn fmt24ds	sit type code: unsigned, signed, float & Posit(26+ bits total) instruction layout sssss rrrrr i ddddd 00xxxxxx sssss rrrrr 0 ddddd 00xxxxxx nnnnn rrrrr 1 ddddd 00xxxxxx jjjjj bbbbb 0 ddddd 00xxxxxds	 	basic 24-bit instruction R op S -> D R op immediate -> D load/store base + scaled index	t mantissa	B + J * ds B + N	x: op-code bit i: immediate enable m, n: -47 or byte length of following data or 12-bit signed	
each register has a 2+ b format name fmt24drsi fmt24drs fmt24dri fmt24dbx fmt24dbn fmt24ds fmt24dh	sssss rrrr i ddddd 00xxxxxx sssss rrrr 1 ddddd 00xxxxxx nnnnn rrrr 1 ddddd 00xxxxxx jjjjj bbbb 0 ddddd 00xxxxxx nnnnn bbbb 1 ddddd 00xxxxxx sssss xxxxx z ddddd 00xxxxxx	 	basic 24-bit instruction R op S -> D R op immediate -> D load/store base + scaled index load/store base + offset op R -> D; 32 single operand instruction eleven bit signed offset or displacer	t mantissa	B + J * ds B + N PC + N	x: op-code bit i: immediate enable m, n: -47 or byte length of following data or 12-bit signed ds: data size 14, derived from op-code LSB z: sign change or 1's complement, or immediate enable?	
each register has a 2+ b format name fmt24drsi fmt24drs fmt24dri fmt24dbx fmt24dbn fmt24ds fmt24dn fmt24dn	sssss rrrr i ddddd 00xxxxxx sssss rrrr 1 ddddd 00xxxxxx nnnnn rrrr 1 ddddd 00xxxxxx jjjjj bbbb 0 ddddd 00xxxxxx nnnnn bbbbb 1 ddddd 00xxxxxx sssss xxxxx z ddddd 00xxxxxx nnnnn bbbbb 1 ddddd 00xxxxxx	 	basic 24-bit instruction R op S -> D R op immediate -> D load/store base + scaled index load/store base + offset op R -> D; 32 single operand instruction eleven bit signed offset or displacer conditional relative branch	t mantissa	B + J * ds B + N	x: op-code bit i: immediate enable m, n: -47 or byte length of following data or 12-bit signed ds: data size 14, derived from op-code LSB z: sign change or 1's complement, or immediate enable? c: =0,>0,>=0,even & their reverse; for floats: sign, denorm, exact &	
each register has a 2+ b format name fmt24drsi fmt24drs fmt24dri fmt24dbx fmt24dbn fmt24ds fmt24dh	sssss rrrr i ddddd 00xxxxxx sssss rrrr 1 ddddd 00xxxxxx nnnnn rrrr 1 ddddd 00xxxxxx jjjjj bbbb 0 ddddd 00xxxxxx nnnnn bbbb 1 ddddd 00xxxxxx sssss xxxxx z ddddd 00xxxxxx	 	basic 24-bit instruction R op S -> D R op immediate -> D load/store base + scaled index load/store base + offset op R -> D; 32 single operand instruction eleven bit signed offset or displacer	t mantissa	B + J * ds B + N PC + N	x: op-code bit i: immediate enable m, n: -47 or byte length of following data or 12-bit signed ds: data size 14, derived from op-code LSB z: sign change or 1's complement, or immediate enable?	
each register has a 2+ b format name fmt24drsi fmt24drs fmt24dri fmt24dbx fmt24dbn fmt24ds fmt24dn fmt24dn	sssss rrrr i ddddd 00xxxxxx sssss rrrr 1 ddddd 00xxxxxx nnnnn rrrr 1 ddddd 00xxxxxx jjjjj bbbb 0 ddddd 00xxxxxx nnnnn bbbbb 1 ddddd 00xxxxxx sssss xxxxx z ddddd 00xxxxxx nnnnn bbbbb 1 ddddd 00xxxxxx	 	basic 24-bit instruction R op S -> D R op immediate -> D load/store base + scaled index load/store base + offset op R -> D; 32 single operand instruction eleven bit signed offset or displacer conditional relative branch	t mantissa tions nent	B + J * ds B + N PC + N	x: op-code bit i: immediate enable m, n: -47 or byte length of following data or 12-bit signed ds: data size 14, derived from op-code LSB z: sign change or 1's complement, or immediate enable? c: =0,>0,>=0,even & their reverse; for floats: sign, denorm, exact & a: data type unsigned, signed, float, posit	
each register has a 2+ b format name fmt24drsi fmt24drs fmt24dri fmt24dbx fmt24dbn fmt24ds fmt24ds fmt24ds fmt24dn fmt24dcn fmt24dcn fmt24dan	instruction layout sssss rrrrr i ddddd 00xxxxxx sssss rrrrr 1 ddddd 00xxxxxx nnnnn rrrrr 1 ddddd 00xxxxxx jjjjj bbbbb 0 ddddd 00xxxxxx nnnnn bbbbb 1 ddddd 00xxxxxx sssss xxxxx z ddddd 00xxxxxx nnnnn nnnn ndddd 00xxxxxx nnnnn nnnnn ddddd 00xxxxxx	; additional bits	usage basic 24-bit instruction R op S ->D R op immediate ->D load/store base + scaled index load/store base + offset op R -> D; 32 single operand instruc eleven bit signed offset or displacen conditional relative branch eight bit immediate with type code	t mantissa tions nent	B + J * ds B + N PC + N PC + N	x: op-code bit i: immediate enable m, n: -47 or byte length of following data or 12-bit signed ds: data size 14, derived from op-code LSB z: sign change or 1's complement, or immediate enable? c: =0,>0,>=0,even & their reverse; for floats: sign, denorm, exact & a: data type unsigned, signed, float, posit	
each register has a 2+ b format name fmt24drsi fmt24drs fmt24dri fmt24dri fmt24dbx fmt24dbn fmt24ds fmt24da fmt24dan format name	sssss rrrr i ddddd 00xxxxxx sssss rrrrr 1 ddddd 00xxxxxx sssss rrrrr 1 ddddd 00xxxxxx innnnn rrrrr 1 ddddd 00xxxxxx jjjjj bbbbb 0 ddddd 00xxxxxx sssss xxxxx z ddddd 00xxxxxx nnnnn bbbbb 1 ddddd 00xxxxxx nnnnn bbbbb 1 ddddd 00xxxxxx innnn bbbbb 1 ddddd 00xxxxxx innnn nnnn n ddddd 00xxxxxx innnn nnnn n ddddd 00xxxxxx innnn nnnn n ddddd 00xxxxxx innnn nnnn nn cc ddddd 00xxxxxx innnn nnnn x ddddd 00xxxxxx innnn nnnn nnna x ddddd 00xxxxxx	; additional bits	s for floating point exponent and Posi usage basic 24-bit instruction R op S ->D R op immediate ->D load/store base + scaled index load/store base + offset op R -> D; 32 single operand instruc eleven bit signed offset or displacer conditional relative branch eight bit immediate with type code usage	tions	B + J * ds B + N PC + N PC + N	x: op-code bit i: immediate enable m, n: -47 or byte length of following data or 12-bit signed ds: data size 14, derived from op-code LSB z: sign change or 1's complement, or immediate enable? c: =0,>0,>=0,even & their reverse; for floats: sign, denorm, exact & a: data type unsigned, signed, float, posit ic u: residue update enable	
each register has a 2+ b format name fmt24drsi fmt24drs fmt24dri fmt24dri fmt24dbx fmt24dbn fmt24ds fmt24dan format name fmt32drsc	instruction layout sssss rrrrr i ddddd 00xxxxxx sssss rrrrr 1 ddddd 00xxxxxx nnnnn rrrrr 1 ddddd 00xxxxxx jjjjj bbbb 0 ddddd 00xxxxxx sssss xxxxx z ddddd 00xxxxxx nnnnn bbbb 1 ddddd 00xxxxxx sssss xxxxx z ddddd 00xxxxxx nnnnn nnnnn n ddddd 00xxxxxx innnnn nnnnn ccc ddddd 00xxxxxx innnnn nnnn x ddddd 00xxxxxx instruction layout ttttt zzu sssss rrrrr i ddddd 01xxx	; additional bits	s for floating point exponent and Posi usage basic 24-bit instruction R op S ->D R op immediate ->D load/store base + scaled index load/store base + offset op R -> D; 32 single operand instructeleven bit signed offset or displacer conditional relative branch eight bit immediate with type code usage basic 32-bit instruction	tions	B + J * ds B + N PC + N PC + N address arithmet B + J * Y * ds + S	x: op-code bit i: immediate enable m, n: -47 or byte length of following data or 12-bit signed ds: data size 14, derived from op-code LSB z: sign change or 1's complement, or immediate enable? c: =0,>0,>=0,even & their reverse; for floats: sign, denorm, exact & a: data type unsigned, signed, float, posit ic u: residue update enable	
each register has a 2+ b format name fmt24drsi fmt24drs fmt24dri fmt24dbx fmt24dbn fmt24db fmt24dcn fmt24dcn fmt24dan format name fmt32drsc fmt32dbjs	instruction layout sssss rrrrr i ddddd 00xxxxxx sssss rrrrr 1 ddddd 00xxxxxx nnnnn rrrrr 1 ddddd 00xxxxxx jjjjj bbbbb 0 ddddd 00xxxxxx sssss xxxx z ddddd 00xxxxxx nnnnn bbbb 1 ddddd 00xxxxxx sssss xxxxx z ddddd 00xxxxxx nnnnn nnnnn n ddddd 00xxxxxx innnnn nnnnn ccc ddddd 00xxxxxx innnnn nnnn x ddddd 00xxxxxx instruction layout ttttt zzu sssss rrrrr i ddddd 01xxx jjjjj yyu sssss bbbbb i ddddd 01xxx	; additional bits	s for floating point exponent and Posi usage basic 24-bit instruction R op S ->D R op immediate ->D load/store base + scaled index load/store base + offset op R -> D; 32 single operand instructer of the signed offset or displacer conditional relative branch eight bit immediate with type code usage basic 32-bit instruction load from base + index * scaling + o	tions nent ffset ffset	B + J * ds B + N PC + N PC + N address arithmet B + J * Y * ds + S B + J * Y * ds + N	x: op-code bit i: immediate enable m, n: -47 or byte length of following data or 12-bit signed ds: data size 14, derived from op-code LSB z: sign change or 1's complement, or immediate enable? c: =0,>0,>=0,even & their reverse; for floats: sign, denorm, exact & a: data type unsigned, signed, float, posit ic u: residue update enable y: 14	
each register has a 2+ b format name fmt24drsi fmt24drs fmt24dri fmt24dbx fmt24dbn fmt24db fmt24dcn fmt24dcn fmt24dan format name fmt32drsc fmt32dbjs fmt32dbjn	instruction layout sssss rrrrr i ddddd 00xxxxxx sssss rrrrr 1 ddddd 00xxxxxx nnnnn rrrrr 1 ddddd 00xxxxxx jjjjj bbbbb 0 ddddd 00xxxxxx sssss xxxx z ddddd 00xxxxxx nnnnn nnnnn n ddddd 00xxxxxx innnnn nnnnn n ddddd 00xxxxxx sssss xxxxx z ddddd 00xxxxxx nnnnn nnnnn n ddddd 00xxxxxx innnnn nnnn ccc ddddd 00xxxxxx instruction layout ttttt zzu sssss rrrrr i ddddd 01xxx jjjjj yyu sssss bbbbb i ddddd 01xxx jjjjj yyu nnnnn bbbbb 1 ddddd 01xxx	xxx xds xds	s for floating point exponent and Posi usage basic 24-bit instruction R op S ->D R op immediate ->D load/store base + scaled index load/store base + offset op R -> D; 32 single operand instruction eleven bit signed offset or displacer conditional relative branch eight bit immediate with type code usage basic 32-bit instruction load from base + index * scaling + oload from base + oload from base + oload from ba	tions nent ffset ffset ffset set	B + J * ds B + N PC + N PC + N address arithmet B + J * Y * ds + S B + J * Y * ds + S B + J * Y * ds + S	x: op-code bit i: immediate enable m, n: -47 or byte length of following data or 12-bit signed ds: data size 14, derived from op-code LSB z: sign change or 1's complement, or immediate enable? c: =0,>0,>=0,even & their reverse; for floats: sign, denorm, exact & a: data type unsigned, signed, float, posit ic u: residue update enable y: 14 for loads: u: negate J?	
each register has a 2+ b format name fmt24drsi fmt24drs fmt24drs fmt24dri fmt24dbx fmt24dbn fmt24dcn fmt24dcn fmt24dan format name fmt32drsc fmt32dbjs fmt32dbjs fmt32dbjs	instruction layout sssss rrrrr i ddddd 00xxxxxx sssss rrrrr i ddddd 00xxxxxx nnnnn rrrrr 1 ddddd 00xxxxxx jjjjj bbbbb 0 ddddd 00xxxxxx sssss xxxx z ddddd 00xxxxxx nnnnn nnnn n dddd 00xxxxxx innnnn nnnn n ddddd 00xxxxxx sssss xxxxx z ddddd 00xxxxxx innnnn nnnn ccc ddddd 00xxxxxx innnnn nnnn n ddddd 00xxxxxx instruction layout ttttt zzu sssss rrrrr i ddddd 01xxx jjjjj yyu sssss bbbbb i ddddd 01xxx jjjjj yyu nnnnn bbbbb 1 ddddd 01xxx jjjjj yyu sssss bbbbb 0 ddddd 01xxx	xxx xds xds xds xds	sfor floating point exponent and Posi usage basic 24-bit instruction R op S ->D R op immediate ->D load/store base + scaled index load/store base + offset op R -> D; 32 single operand instructeiven bit signed offset or displacer conditional relative branch eight bit immediate with type code usage basic 32-bit instruction load from base + index * scaling + offset to base + index * scaling + offs	tions nent ffset ffset ffset set	B+J*ds B+N PC+N PC+N address arithmet B+J*Y*ds+S B+J*Y*ds+N B+J*Y*ds+N B+J*Y*ds+N	x: op-code bit i: immediate enable m, n: -47 or byte length of following data or 12-bit signed ds: data size 14, derived from op-code LSB z: sign change or 1's complement, or immediate enable? c: =0,>0,>=0,even & their reverse; for floats: sign, denorm, exact & a: data type unsigned, signed, float, posit ic u: residue update enable y: 14 for loads: u: negate J? for loads: u: add one to J * Y * ds?	
each register has a 2+ b format name fmt24drsi fmt24drs fmt24dri fmt24dbx fmt24dbn fmt24db fmt24dcn fmt24dcn fmt24dan format name fmt32drsc fmt32dbjs fmt32dbjn fmt32dbjs fmt32dbjn	bit type code: unsigned, signed, float & Posit(26+ bits total) instruction layout	xxx xds xds xds xds xds xds	sfor floating point exponent and Posi usage basic 24-bit instruction R op S ->D R op immediate ->D load/store base + scaled index load/store base + offset op R -> D; 32 single operand instructeiven bit signed offset or displacer conditional relative branch eight bit immediate with type code usage basic 32-bit instruction load from base + index * scaling + offset of to base + index * scaling + offset of to base + scaled index + offset of the scale of th	tions nent ffset ffset ffset caling + offset	B+J*ds B+N PC+N PC+N Address arithmet B+J*Y*ds+S B+J*Y*ds+S B+J*Y*ds+N B+J*Y*ds+N B+J*Y*ds+N B+J*Y*ds+N	x: op-code bit i: immediate enable m, n: -47 or byte length of following data or 12-bit signed ds: data size 14, derived from op-code LSB z: sign change or 1's complement, or immediate enable? c: =0,>0,>=0,even & their reverse; for floats: sign, denorm, exact & a: data type unsigned, signed, float, posit ic u: residue update enable y: 14 for loads: u: negate J? for loads: u: add one to J * Y * ds? for loads: u: op-code bit? (saves 8 load codes)	
each register has a 2+ b format name fmt24drsi fmt24drs fmt24dri fmt24dbx fmt24dbn fmt24db fmt24dcn fmt24dan format name fmt32drsc fmt32dbjs fmt32dbjs fmt32dbjs fmt32dbjn fmt32dbjn fmt32mbjs	instruction layout sssss rrrrr i ddddd 00xxxxxx sssss rrrrr i ddddd 00xxxxxx nnnnn rrrrr 1 ddddd 00xxxxxx jjjjj bbbbb 0 ddddd 00xxxxxx nnnnn bbbbb 1 ddddd 00xxxxxx sssss xxxxx z ddddd 00xxxxxx nnnnn nnnn n ddddd 00xxxxxx nnnnn nnnn n ddddd 00xxxxxx instruction layout ttttt zzu sssss rrrrr i ddddd 01xxx jjjjj yyu sssss bbbbb i ddddd 01xxx jjjjj yyu sssss bbbbb 1 ddddd 01xxx jjjjj yyu sssss bbbbb 1 ddddd 01xxx jjjjj yyu nnnnn bbbbb 1 ddddd 01xxx jjjjj yyu sssss bbbbb 0 ddddd 01xxx jjjjj yyu nnnnn bbbbb 1 ddddd 01xxx jjjjj yyu nnnnn bbbbb 1 ddddd 01xxx jjjjj yyu nnnnn bbbbb 1 ddddd 01xxx jjjjj yyu sssss bbbbb 0 ddddd 01xxx jjjjj yyu sssss bbbbb 0 ddddd 01xxx jjjjj yyu sssss bbbbb 0 ddddd 01xxx	xxx xds xds xds xds xds xds xds	usage basic 24-bit instruction R op S ->D R op immediate ->D load/store base + scaled index load/store base + offset op R -> D; 32 single operand instruction eleven bit signed offset or displacer conditional relative branch eight bit immediate with type code usage basic 32-bit instruction load from base + index * scaling + offset store to base + index * scaling + offset store immediate to base + index * store immediate immediat	tions nent ffset ffset ffset set scaling + offset caling + offset	B+J*ds B+N PC+N PC+N Address arithmet B+J*Y*ds+S B+J*Y*ds+S B+J*Y*ds+N B+J*Y*ds+N B+J*Y*ds+N B+J*Y*ds+N	x: op-code bit i: immediate enable m, n: -47 or byte length of following data or 12-bit signed ds: data size 14, derived from op-code LSB z: sign change or 1's complement, or immediate enable? c: =0,>0,>=0,even & their reverse; for floats: sign, denorm, exact & a: data type unsigned, signed, float, posit ic u: residue update enable y: 14 for loads: u: negate J? for loads: u: add one to J * Y * ds? for loads: u: op-code bit? (saves 8 load codes) v: swap operands enable	
each register has a 2+ b format name fmt24drsi fmt24drs fmt24dri fmt24dbx fmt24dbn fmt24db fmt24dcn fmt24dan format name fmt32drsc fmt32dbjs fmt32dbjs fmt32dbjn fmt32dbjs fmt32dbjn fmt32mbjs fmt32mbjs fmt32mbjn	instruction layout sssss rrrrr i ddddd 00xxxxxx sssss rrrrr i ddddd 00xxxxxx nnnnn rrrrr 1 ddddd 00xxxxxx jjjjj bbbbb 0 ddddd 00xxxxxx nnnnn bbbbb 1 ddddd 00xxxxxx nnnnn nnnn n dddd 00xxxxx sssss xxxxx z ddddd 00xxxxxx nnnnn nnnn n ddddd 00xxxxxx innnnn nnnn n ddddd 00xxxxxx nnnnn nnnn n ccc ddddd 00xxxxxx instruction layout ttttt zzu sssss rrrrr i ddddd 01xxx jjjjj yyu sssss bbbbb i ddddd 01xxx jjjjj yyu nnnnn bbbbb 1 ddddd 01xxx jjjjj yyu sssss bbbbb 0 ddddd 01xxx jjjjj yy0 sssss bbbbb 0 ddddd 01xxx jjjjj yy1 sssss bbbbb 0 ddddd 01xxx jjjjj yy1 sssss bbbbb 0 mmmmm 01xxx jjjjj yy1 sssss bbbbb 0 mmmmm 01xxx	xxx xds xds xds xds xds xds xds xds xds	usage basic 24-bit instruction R op S ->D R op immediate ->D load/store base + scaled index load/store base + offset op R -> D; 32 single operand instruction eleven bit signed offset or displacer conditional relative branch eight bit immediate with type code usage basic 32-bit instruction load from base + index * scaling + offset store to base + index * scaling + offset store immediate to base + index * s store immediate to base + index * s store immediate to base + index * s	tions nent ffset ffset ffset caling + offset caling + offset caling + offset cotions	B+J*ds B+N PC+N PC+N Address arithmet B+J*Y*ds+S B+J*Y*ds+S B+J*Y*ds+N B+J*Y*ds+N B+J*Y*ds+N B+J*Y*ds+N	x: op-code bit i: immediate enable m, n: -47 or byte length of following data or 12-bit signed ds: data size 14, derived from op-code LSB z: sign change or 1's complement, or immediate enable? c: =0,>0,>=0,even & their reverse; for floats: sign, denorm, exact & a: data type unsigned, signed, float, posit ic u: residue update enable y: 14 for loads: u: negate J? for loads: u: add one to J*Y* ds? for loads: u: op-code bit? (saves 8 load codes) v: swap operands enable two immediates in one instruction?	

fmt32dan	nnnnn nnn nnnnn nnnaa x ddddd 01xxxxxx			sixteen bit immediate with type code					
fmt32dcn	nnnnn nnn nnnnn nnn ccc ddddd 01xxxxxx			conditional relative branch		PC + N	c: =0,>0,>=0,even & their reverse; for floats: sign, denorm, exact &		
fmt40drstc	ccccc xxx ttttt xxu sssss rrrrr i ddddd 10xxxxxx			basic 40-bit instruction w	basic 40-bit instru	uction with three source registers & predication			
fmt40dan	nnnnnnn nnnnnnnn nnnnnnnn aa x ddddd 10xxxxxx			40-bit instruction to load	24-bit typed value	e			
fmt48dan	nnnnnnn n	ınnnnnn nn	nnnnn nnnnn	nn	aa x ddddd	d 11xxxxxx	48-bit instruction to load	32-bit typed value	e

format name	N op-code bits		neumonic	description	comments
Generic ADD/SUB		32-bit format has options for residue update and R &	T sign change	R + S -> D or R + N -> D	mixed data type operations may result in a trap
fmt24drs, fmt24drn	5+ 00100000		ADD, ADDI, FADD, FADDI	R + S -> D	residue register update
fmt24drs, fmt24drn	5+ 00100100		ADDNU, ADDNUI	R + S -> D	no residue register update
fmt32drst, fmt32drnt	5+ 01100000		ADD3, ADD3I	R + S + T -> D	residue register update enable, operand sign flip enables
fmt24drs, fmt24drn	5+ 00100001		SUB, SUBI	S - R -> D	residue register update
fmt24drs, fmt24drn	5+ 00100101		SUBNU, SUBNUI	S - R -> D	no residue register update
fmt32drst, fmt32drnt	5+ 01100001		SUB3, SUB3I	S - R + T -> D	residue register update enable, operand sign flip enables
fmt24drs, fmt24drn	5+ 00101011		СМР, СМРІ	S - R comparison result -> D	My 66000 CCR format plus even/odd bits
Generic Boolean		32-bit format has options for residue update and R &	T 1's complement		data types are ignored
fmt24drs, fmt24drn	5+ 00101000		AND, ANDI	R and S -> D	data types are ignored
fmt24drs, fmt24drn	5+ 00101001		OR, ORI	R or S -> D	data types are ignored
fmt24drs, fmt24drn	5+ 00101010		XOR, XORI	R xor S -> D	data types are ignored
fmt32drsc, fmt32drnc	5+ 01101000		AND3, AND3I	R and S and T -> D	data types are ignored
fmt32drsc, fmt32drnc	5+ 01101001		OR3, OR3I	R or S or T -> D	data types are ignored
fmt32drsc, fmt32drnc	5+ 01101010		XOR3, XOR3I	R xor S xor T -> D	data types are ignored
Generic MUL/DIV		32-bit format has options for residue update and R &	T sign change		mixed data type operations may result in a trap
fmt24drs, fmt24drn	5+ 00100010		MUL, MULI	R * S -> D	residue register update, 32-bit version has residue enable bit
fmt24drs, fmt24drn	5+ 00100110		MULNU, MULNUI	R * S -> D	no residue register update
fmt32drsc, fmt32drnc	5+ 01100010		MAC, MACI	R * S + T -> D	multiply and add
fmt24drs, fmt24drn	5+ 00100011		DIV, DIVI	R / S -> D	residue register update, 32-bit version has residue enable bit
fmt24drs, fmt24drn	5+ 00100111		DIVNU, DIVNUI	R / S -> D	no residue register update
fmt32drsc, fmt32drnc	5+ 01100011		DDIV, DDIVI	T&R / S -> D	divide with double length dividend
Generic shift/extract/in					
fmt24drs, fmt24drn	5+ 00101110		ASR, ASRI	R >> S -> D	arithmetic shift right, signed shift count
fmt24drs, fmt24drn	5+ 00101101		LSR, LSRI	R >> S -> D	logical shift right, signed shift count
fmt24drs, fmt24drn	5+ 00101111		ROR, RORI	R *> S -> D	rotate right, signed shift count
fmt32drsc, fmt32drnc	5+ 01101110		ASR, ASRI	T&R >> S -> D	double length arithmetic shift right, signed shift count
fmt32drsc, fmt32drnc	5+ 01101101		SHR, SHRI	T&R >> S -> D	double length logical shift right, signed shift count
fmt32drsc, fmt32drnc	5+ 01101111		ROR, RORI	T&R *> S -> D	double length rotate right, signed shift count
fmt24drs, fmt24drn	5+ 00101100		EXTRCT, EXTRCTI		ength concatenated into S or n as a 12-bit contiguous field
fmt32drsc, fmt32drnc	5+ 01101100		EXTRCT, EXTRCTI	extract bit field	double length source
fmt32drsc, fmt32drnc	5+ 01101011		INSRT, INSRTI	bit field insert starting bit and le	ength concatenated into S or N as a 12-bit contiguous field
fmt32drst, fmt32drnt	5+ 01110110		MERG		Select bits from two operands
fmt32drst, fmt32drnt	5+ 01110101		CMOV		Select one of two operands
Load/Store		32-bit format has additional scaling of index register			
fmt24dbj, fmt24dbn	5+ 000110xx		FLD8, FLD16, FLD24, FLD32	floating-point load	separate floating-point load inst allow a simpler data format
fmt24dbj, fmt24dbn	5+ 000101xx		LD8, LD16, LD24, LD32	load signed byte/half/word from memory	
fmt24dan	8 00001000		LDI8, LDI16, LDI24, LDI32	load typed immediate	can be used as absolute jump if PC is R31
fmt24dbj, fmt24dbn	5+ 000100xx		LDU8, LDU16, LDU24, LDU32	load unsigned byte/half/word from memo	
fmt32dbjs, fmt32dbjn	5+ 011001xx		LEA8, LEA16, LEA24, LEA32	load effective address	can be used as absolute jump if PC is R31
fmt24dbj, fmt24dbn	5+ 000111xx		PLD8, PLD16, PLD24, PLD32	Posit load	separate floating-point load inst allow a simpler data format
fmt24dbj, fmt24dbn	5+ 000011xx		ST8, ST16, ST24, ST32	store byte/half/word to memory	32-bit version supports store immediate
fmt32dbjs, fmt32dbjn	5+ 010110xx		FLD8, FLD16, FLD24, FLD32	floating-point load	separate floating-point load inst allow a simpler data format
fmt32dbjs, fmt32dbjn	5+ 010101xx		LD8, LD16, LD24, LD32	load signed byte/half/word from memory	

fmt32dan	16	01001000			LDI8, LDI16, LDI24, LDI32	load typed immediate		can be used as absolute jump if PC is R31
	_	010100xx			LDU8, LDU16, LDU24, LDU32	load unsigned byte/half/	word from memoi	
	_	010111xx			PLD8, PLD16, PLD24, PLD32	Posit load		separate floating-point load inst allow a simpler data format
fmt32dbjs, fmt32dbjn	5+	010011xx			ST8, ST16, ST24, ST32	store byte/half/word to r	nemory	32-bit version supports store immediate
Control						, , , ,	,	
fmt8		00000000			TRAP	illeagal instruction trap		one byte inst
fmt8		00000001			BRK	software breakpoint		one byte inst
fmt8		00000010			NXTH	force two byte alignment		one byte inst
fmt8		00000011			NXTW	force four byte alignmen		one byte inst
fmt24drn	5+	00000110			BBS, BBC	relative branch on bit set	/clear	immediate option bit is branch on set/clear
fmt24n	16	00000100			BR	branch relative		16-bit displacement
fmt32n	24	01000100			BR	branch relative		24-bit displacement
fmt24dcn	8	00000111			BRcc	conditional relative brand	h/jump on regist	eight condition codes: =0,>0,>=0,even and the reverse
fmt32dcn	16	01000111			BRcc	conditional relative brand	h/jump on regist	eight condition codes: =0,>0,>=0,even and the reverse
fmt24dbj, fmt24dbn	5+	00110110			CALL	LEA to PC		return address to any register
fmt32dbjs, fmt32dbjn	5+	01110110			CALL	LEA to PC		return address to any register
fmt24n	16	00000101			CALLR	call relative		16-bit displacement, return address to R0
fmt32n	24	01000101			CALLR	call relative		24-bit displacement, return address to R0
fmt24drn		00001010			ENTER	create frame and save		My 66000 instruction, multi-cycle, relatively complicated
fmt24drn		00001011			EXIT	drop frame and restore r	egisters	My 66000 instruction, multi-cycle, relatively complicated
fmt24drs, fmt24drn		00110011	TBD	TBD	LOOP, LOOPI	vector loop instruction		My 66000 instruction
fmt24dn		00110010			VECT	identify loop vector regis	ters	My 66000 instruction
fmt32		01111100			PCB1	create predicate shadow		My 66000 instruction
fmt32		01111011			PCND	create predicate shadow	on condition	My 66000 instruction
Irregular								
fmt24ds		00110111			single operand instructions		negate enable	
fmt32ds		01110111			single operand instructions		length & type fiel	lds, enables for immediate, sign flip & residue update
fmt24drs, fmt24drn					EADD, EADDI	add to exponent		
fmt24drs, fmt24drn		00110100			MAX, MAXI	maximum		
fmt32drsc, fmt32drnc	5+	01110000			MAX3, MAX3I	maximum		TBD residue result
fmt32drsc, fmt32drnc	5+	01110010			MEDIAN3	median		TBD residue result
fmt24drs, fmt24drn		00110101			MIN, MINI	minimum		
fmt32drsc, fmt32drnc	5+	01110001			MIN3, MIN3I	minimum		TBD residue result
fmt32drst, fmt32drnt	5+	01110011			INTP-BLEND-LERP, FINTP	linear interpolation		
fmt32drst, fmt32drnt		01111110			LDM	multi-register load from r	My 66000 inst.	includes register type codes and other info
fmt32drst, fmt32drnt	5+	01110100			LUT	Boolean predicate over n	nultiple bits (5 to 8	3), R & T are start and ending register numbers which sets the size
fmt32		01111010			MMOV	memory to memory byte My 66000 instruction		
fmt32					MV2	move two registers		can be used to swap registers
fmt32drsc, fmt32drnc					SHL, SHLI	shift left		
fmt32drst, fmt32drnt		01111101			STM	multi-register save to me	My 66000 inst.	includes register type codes and other info
fmt32		01111111			TT	jump table dispatch	My 66000 instruc	ction

Single Operand Instructions (3	0 allocated of 32 in fmt24, or 56 of 128 in fmt32				
fmt24ds 00110111	fmt32ds 01110111	IN	read input port		S or n is the port number
fmt24ds	fmt32ds	OUT	write to output port		S or n is the port number
fmt24ds	fmt32ds	MOV, MOVI	move register	macro op	
fmt24ds	fmt32ds	NOT	Boolean complement	macro op	
fmt24ds	fmt32ds	NEG	Negate	macro op	

fmt24ds	fmt32ds	INC, DEC	Increment, Decrement macro op	
fmt24ds	fmt32ds	ABS, NABS	Absolute value macro op	
fmt24ds	fmt32ds	LDZCNT, LD1CNT, TRZCNT, TR1	CNT Leading and trailing zero result ranges	rom zero to register size
fmt24ds	fmt32ds	POPCNT	Count of one/zero bits result ranges	rom zero to register size
fmt24ds	fmt32ds	SINPI, COSPI, TANPI	Trig functions in rotations	now part of standard libraries, simplies range reduction
fmt24ds	fmt32ds	ASINPI, ACOSPI, ATANPI	Trig functions in rotations	now part of standard libraries, simplies range reduction
fmt24ds	fmt32ds	INT, FLT	Integer from/to float	
	fmt32ds	CVT (48)	to & from: single, double My 66000 inst	ruction
fmt24ds	fmt32ds	EXPON	extract exponent	
fmt24ds	fmt32ds	FRACT	extract fraction	
fmt24ds	fmt32ds	SQRT	integer square root	
fmt24ds	fmt32ds	FSQRT	floating-point square root	
fmt24ds	fmt32ds	FRSQRT	floating-point reciprical square root	
fmt24ds	fmt32ds	FRCP	reciprical macro op	
fmt24ds	fmt32ds	LN2P1	log to base 2 plus one	
fmt24ds	fmt32ds	LN2	log to base 2	
	fmt32ds	LNP1	natural log plus one	
	fmt32ds	LN	natural log	
	fmt32ds	LOGP1	base 10 logarithm plus one	
	fmt32ds	LOG	base 10 logarithm	
fmt24ds	fmt32ds	EXP2M1	base 2 exponentation minus one	
fmt24ds	fmt32ds	EXP2	base 2 exponentation	
	fmt32ds	EXPM1	base E exponentation minus one	
	fmt32ds	EXP	base E exponentation	
	fmt32ds	EXP10M1	base 10 exponentation minus one	
	fmt32ds	EXP10	base 10 exponentation	
	fmt32ds	SIN, COS, TAN	trig functions in radians	
	fmt32ds	ASIN, ACOS, ATAN	trig functions in radians	
fmt24ds	fmt32ds	RND	round using current mode	
fmt24ds	fmt32ds	RNDTEV	round to nearest, ties to even	
fmt24ds	fmt32ds	RNDTOD	inexact round to nearest half odd	
fmt24ds	fmt32ds	RNDTZ	round toward zero	
fmt24ds	fmt32ds	RNDFZ	round away from zero	
fmt24ds	fmt32ds	CEIL	round up	
fmt24ds	fmt32ds	FLOOR	round down	
			statistical rounding	
				Totals