ROC24_minmin ISA	details		James C Brakefield © 2024					
Data formats, unsigned only for minmin project								
ISA has provision for four data types each of four lengths			open issues as to sign extension versus zero extension, and whether to have non-interleaved/bit-reversed float formats?					
unsigned 8	nnnnnnn	little endian, ie	e bits numbered right to left zero to 7	1	displacements are 2's complement			
unsigned 16	nnnnnnn nnnnnnn	little endian, ie bits numbered right to left zero to 15				displacements are 2's complement		
unsigned 24	nnnnnnn nnnnnnn nnnnnnn	little endian, ie	e bits numbered right to left zero to 2	3	displacements ar	e 2's complement		
unsigned 32	nnnnnnn nnnnnnnn nnnnnnnn nnnnnnnn	little endian, ie	e bits numbered right to left zero to 3	1	displacements are 2's complement			
sign and magnitude	nnnnnnns etc	sign and magn	itude, code for minus zero used for N	laN	lengthened by zero extension			
2's complement	snnnnnn etc	2's compleme	nt		lengthened by sign extension			
float8	mmmm.leess	8-bit float, sign	ned exponent and signed mantissa		implied leading 1	. mantissa bit, mantissa bit reversed, lengthened by zero extension		
float16	mmmmmmmme mmmm.1eess	16-bit float, sig	gned exponent and signed mantissa		implied leading 1	. mantissa bit, mantissa bit reversed, lengthened by zero extension		
float24	mmmmmmmee mmmmm.leess	24-bit float, sig	gned exponent and signed mantissa		implied leading 1	. mantissa bit, mantissa bit reversed, lengthened by zero extension		
float32	mmmmmmmee mmmmmmmee mmmmm.1eess			inte	erleaved mantissa	and exponent bits allow zero extension with exponent lengthening		
Posit		differs from flo	oat in that all but two exponent bits o	lerived from trailing zero	bits count of the r	nantissa		
Immediate values encod	ed within instruction stream							
immediate values	1snnn nnnnnnn	12-bit displace	ment		used for short br	anch displacements or value of -2048 to 2047		
immediate values	1nnnn nnllllll	6-bit bit location	on and 6-bit length		used in shift and	bit field insert/extract instructions		
immediate values	00nnn	value of 07			short constant			
immediate values	011nn	value of -41			short constant			
immediate values	010nn	one to four by	ne to four byte value follows instruction			one to four byte value		
Special registers								
register zero used to hold								
	idue, frame pointer, stack pointer & PC	residue register gets the carry/overflow from add/subtract, the remainder fr			rom divide, upper	half of multiply and rounding error from floating-point		
	R register zero as index register read as zero							
	nined by types of the operands, so same op-code for unsi							
format name	type code: unsigned, signed, float & Posit(26+ bits total) instruction layout				address arithmetic			
	, and the second				address antilliet			
fmt24drsi	sssss rrrrr i ddddd 00xxxxxx		basic 24-bit instruction			x: op-code bit		
fmt24drs	sssss rrrrr 0 ddddd 00xxxxxx		R op S ->D			i: immediate enable		
fmt24dri	nnnnn rrrrr 1 ddddd 00xxxxx		R op immediate ->D		B + J * ds	m, n: -47 or byte length of following data or 12-bit signed		
fmt24dbx fmt24dbn	jjjjj bbbbb 0 ddddd 00xxxxds nnnnn bbbbb 1 ddddd 00xxxxxx		load/store base + scaled index load/store base + offset		B+J · ds	ds: data size 14, derived from op-code LSB		
fmt24dbii	ssss xxxxx z ddddd 00xxxxxx		op R -> D; 32 single operand instruc	tions	D + IN	z: sign change or 1's complement		
fmt24dn	nnnnn nnnnn n ddddd 00xxxxxx		eleven bit signed offset or displacement		PC + N	2. Sign change of 13 complement		
fmt24dcn	nnnnn nnn ccc ddddd 00xxxxxx		conditional relative branch	iciit	PC + N	c: =0,>0,>=0,even & their reverse; for floats: sign, denorm, exact &		
fmt24dan	nnnnn nnnaa x ddddd 00xxxxxx		eight bit immediate with type code			a: data type unsigned, signed, float, posit		
format name	instruction layout				address arithmetic			
	·	ı	•		1			
fmt32drsc	ttttt zzu sssss rrrrr i ddddd 01xxx		basic 32-bit instruction	Cf	D . I * V * -l C	u: residue update enable		
fmt32dbjs	jjjjj yyu sssss bbbbb i ddddd 01xxx		load from base + index * scaling + of		B+J*Y*ds+S	'		
fmt32dbjn	jjjjj yyu nnnnn bbbbb 1 ddddd 01xxx				B + J * Y * ds + N			
fmt32dbjs	jjjjj yy0 sssss bbbbb 0 ddddd 01xxx		Ÿ			v: swap operands enable v: add one to J * Y * ds		
fmt32dbjn	jjjjj yy0 nnnnn bbbbb 1 ddddd 01xxx		store to base + scaled index + offset		B+J*Y*ds+N B+J*Y*ds+S	v. add one to 1 . 4 . dz		
fmt32mbjs fmt32mbjn	jjjjj yy1 sssss bbbbb 0 mmmmm 01xxx jjjjj yy1 nnnnn bbbbb 1 mmmmm 01xxx					two immediates in one instruction?		
fmt32ds	llzaa xxu sssss xxxxx i ddddd 01xxx		store immediate to base + index * scaling + offset		1 . u2 + N	length, sign flip, type, residue update, immediate		
fmt32drst	ttttt zzu sssss rrrrr i ddddd 01xxx		op R -> D; 128 single operand instructions op(R, S, T) -> D; triple operand instructions			sign flip for R & T, residue update enable		
fmt32drst	nnnnn nnn nnnnn nnnnn n ddddd 01xxx		nineteen bit signed offset or immediate		PC + N	Sign hip for it & 1, residue apaate enable		
	I IIIIIII IIII IIIIII IIIIIIII IIIIIIII	*****	THE PROPERTY OF THE PROPERTY O	IULC	11 0 1 11	1		

fmt32dan	nnnnn nnn nnnnn nnnaa x ddddd 01xxxxxx			sixteen bit immediate with type code					
fmt32dcn	nnnnn nnn nnnnn nnn ccc ddddd 01xxxxxx			conditional relative branch		PC + N	c: =0,>0,>=0,even & their reverse; for floats: sign, denorm, exact &		
fmt40drsct	ttttt xxx ccccc xxu sssss rrrrr i ddddd 10xxxxxx				xx	basic 40-bit instruction w basic 40-bit instruction with three source registers & predication			
fmt40dan	nnnnnnn nnnnnnnn nnnnnnnn aa x ddddd 10xxxxxx					40-bit instruction to load	24-bit typed value	e	
fmt48dan						l 11xxxxxx	48-bit instruction to load	32-bit typed value	e

format name	N op-code bits		neumonic	description		comments
Generic ADD/SUB		32-bit format has options for residue update and R 8	& T sign change	R + S -> D or R + N -> D		mixed data type operations may result in a trap
fmt24drs, fmt24drn	5+ 00100000		ADD, ADDI, FADD, FADDI	R + S -> D		,, , , , ,
fmt24drs, fmt24drn	5+ 00100100		ADDNU, ADDNUI	R + S -> D		no residue register update
fmt32drst, fmt32drnt	5+ 01100000		ADD3, ADD3I	R + S + T -> D		-
fmt24drs, fmt24drn	5+ 00100001		SUB, SUBI	R - S -> D		
fmt24drs, fmt24drn	5+ 00100101		SUBNU, SUBNUI	R - S -> D		no residue register update
fmt32drst, fmt32drnt	5+ 01100001		SUB3, SUB3I	R - S + T -> D		
fmt24drs, fmt24drn	5+ 00101011		CMP, CMPI	R - S comparison result to	D register	My 66000 CCR format plus even/odd bits
Generic Boolean		32-bit format has options for residue update and R &	& T 1's complement			data types are ignored
fmt24drs, fmt24drn	5+ 00101000		AND, ANDI	R and S -> D		data types are ignored
fmt24drs, fmt24drn	5+ 00101001		OR, ORI	R or S -> D		data types are ignored
fmt24drs, fmt24drn	5+ 00101010		XOR, XORI	R xor S -> D		data types are ignored
fmt32drsc, fmt32drnc	5+ 01101000		AND3, AND3I	R and S and T -> D		data types are ignored
fmt32drsc, fmt32drnc	5+ 01101001		OR3, OR3I	R or S or T -> D		data types are ignored
fmt32drsc, fmt32drnc	5+ 01101010		XOR3, XOR3I	R xor S xor T -> D		data types are ignored
Generic MUL/DIV		32-bit format has options for residue update and R &	& T sign change			mixed data type operations may result in a trap
fmt24drs, fmt24drn	5+ 00100010		MUL, MULI	R * S -> D		residue register update, 32-bit version has residue enable bit
fmt24drs, fmt24drn	5+ 00100110		MULNU, MULNUI	R * S -> D		no residue register update
fmt32drsc, fmt32drnc	5+ 01100010		MAC, MACI	R * S + T -> D		multiply and add
fmt24drs, fmt24drn	5+ 00100011		DIV, DIVI	R / S -> D	DDIV	residue register update, 32-bit version has residue enable bit
fmt24drs, fmt24drn	5+ 00100111		DIVNU, DIVNUI	R / S -> D		no residue register update
fmt32drsc, fmt32drnc	5+ 01100011		DDIV, DDIVI	R&T / S -> D		divide with double length dividend
Generic shift/extract/ins	sert					
fmt24drs, fmt24drn	5+ 00101110		ASR, ASRI			arithmetic shift right, signed shift count
fmt24drs, fmt24drn	5+ 00101101		LSR, LSRI			logical shift right, signed shift count
fmt24drs, fmt24drn	5+ 00101111		ROR, RORI			rotate right, signed shift count
fmt32drsc, fmt32drnc	5+ 01101110		ASR, ASRI			double length arithmetic shift right, signed shift count
fmt32drsc, fmt32drnc	5+ 01101101		SHR, SHRI			double length logical shift right, signed shift count
fmt32drsc, fmt32drnc	5+ 01101111		ROR, RORI			double length rotate right, signed shift count
fmt24drs, fmt24drn	5+ 00101100		EXTRCT, EXTRCTI	extract bit field	starting bit and le	ength concatenated into S or n as a 12-bit contiguous field
fmt32drsc, fmt32drnc	5+ 01101100		EXTRCT, EXTRCTI	extract bit field		double length source
fmt32drsc, fmt32drnc	5+ 01101011		INSRT, INSRTI	bit field insert	starting bit and le	ngth concatenated into S or N as a 12-bit contiguous field
fmt32drst, fmt32drnt	5+ 01110110		MERG			Select bits from two operands
fmt32drst, fmt32drnt	5+ 01110101		CMOV			Select one of two operands
Load/Store		32-bit format has additional scaling of index register				
fmt24dbj, fmt24dbn	5+ 000110xx		FLD8, FLD16, FLD24, FLD32	floating-point load		separate floating-point load inst allow a simpler data format
fmt24dbj, fmt24dbn	5+ 000101xx		LD8, LD16, LD24, LD32	load signed byte/half/wo	ord from memory	
fmt24dan	8 00001000		LDI8, LDI16, LDI24, LDI32	load typed immediate		can be used as absolute jump if PC is R31
fmt24dbj, fmt24dbn	5+ 000100xx		LDU8, LDU16, LDU24, LDU32	load unsigned byte/half/	word from memor	у
fmt32dbjs, fmt32dbjn	5+ 011001xx		LEA8, LEA16, LEA24, LEA32	load effective address		can be used as absolute jump if PC is R31
fmt24dbj, fmt24dbn	5+ 000111xx		PLD8, PLD16, PLD24, PLD32	Posit load		separate floating-point load inst allow a simpler data format
fmt24dbj, fmt24dbn	5+ 000011xx		ST8, ST16, ST24, ST32	store byte/half/word to r	memory	32-bit version supports store immediate
fmt32dbjs, fmt32dbjn	5+ 010110xx		FLD8, FLD16, FLD24, FLD32	floating-point load		separate floating-point load inst allow a simpler data format
fmt32dbjs, fmt32dbjn	5+ 010101xx		LD8, LD16, LD24, LD32	load signed byte/half/wo	ord from memory	

fmt32dan	16 01001000			LDI8, LDI16, LDI24, LDI32	load typed immediate		can be used as absolute jump if PC is R31
fmt32dbjs, fmt32dbjn	5+ 010100xx			LDU8, LDU16, LDU24, LDU32	load unsigned byte/half/	word from memo	ry
fmt32dbjs, fmt32dbjn	5+ 010111xx			PLD8, PLD16, PLD24, PLD32	Posit load		separate floating-point load inst allow a simpler data format
mt32dbjs, fmt32dbjn	5+ 010011xx			ST8, ST16, ST24, ST32	store byte/half/word to r	nemory	32-bit version supports store immediate
Control					, , , ,	,	
mt8	00000000			TRAP	illeagal instruction trap		one byte inst
mt8	00000001			BRK	software breakpoint		one byte inst
mt8	00000010			NXTH	force two byte alignment		one byte inst
mt8	00000011			NXTW	force four byte alignmen		one byte inst
mt24drn	5+ 00000110			BBS, BBC	relative branch on bit set		immediate option bit is branch on set/clear
mt24n	16 00000100			BR	branch relative		16-bit displacement
mt32n	24 01000100			BR			24-bit displacement
mt24dcn	8 00000111			BRcc	conditional relative brand	ch/jump on regist	eight condition codes: =0,>0,>=0,even and the reverse
mt32dcn	16 01000111			BRcc			7 7 7
mt24dbj, fmt24dbn	5+ 00110110		1	CALL	LEA to PC		return address to any register
fmt32dbjs, fmt32dbjn	5+ 01110110			CALL	LEA to PC		,
fmt24n	16 00000101			CALLR	call relative		16-bit displacement, return address to R0
fmt32n	24 01000101			CALLR	call relative		24-bit displacement, return address to RO
				ENTER	create frame and save		My 66000 instruction
				EXIT	drop frame and restore r	egisters	My 66000 instruction
mt24drs, fmt24drn	00110011	TBD	01111001	LOOP, LOOPI	vector loop instruction	-8.000	My 66000 instruction
mt24dn	00110010	fmt32dn	01111000	VECT	identify loop vector regis	ters	My 66000 instruction
mt32	01111100	miceun	01111000	PCB1	create predicate shadow		My 66000 instruction
mt32	01111011			PCND	create predicate shadow		My 66000 instruction
rregular	01111011				or care predicate stradest		in, cooc monacion
mt24ds	00110111			single operand instructions		negate/invert su	nnorted
mt32ds	01110111			single operand instructions			type, residue update, immediate
mt24drs, fmt24drn	01110111			EADD, EADDI	add to exponent	16.186.1, 3.8.1.1.19)	ype) residue apadre) illinicalace
mt24drs, fmt24drn	00110100			MAX, MAXI	maximum		
mt32drsc, fmt32drnc	5+ 01110000			MAX3, MAX3I	maximum		TBD residue result
mt32drsc, fmt32drnc	5+ 01110010			MEDIAN3	median		TBD residue result
mt24drs, fmt24drn	00110101			MIN, MINI	minimum		Tob residue result
mt32drsc, fmt32drnc	5+ 01110001			MIN3, MIN3I	minimum		TBD residue result
mt32drst, fmt32drnt	5+ 01110001			INTP-BLEND-LERP, FINTP	linear interpolation		- SS - S
mt32drst, fmt32drnt	01111110		+	LDM		My 66000 inst	28-bit store (includes register type code)
mt32drst, fmt32drnt	5+ 01110100		+	LUT			3), R & T are start and ending register numbers which sets the
mt32	011110100			MMOV	memory to memory byte		,.
mt32	01111010			MV2	move two registers	iviy occoo mstra	can be used to swap registers
mt32drsc, fmt32drnc				SHL, SHLI	shift left		can be used to swap registers
mt32drst, fmt32drnt	01111101		1	STM	multi-register save to me	My 66000 inst	28-bit store (includes register type code)
fmt32arst, imt32arnt fmt32	01111101		+	TT	jump table dispatch	My 66000 instru	
IIICJZ	0111111		+		Jump table dispatch	iviy ooooo iiisti'u	Lion

Single Operand Instruction	ns (30 allocated	l of 32 in fmt24, or 56 of 128 in fmt32),				
fmt24ds 00110111		fmt32ds 01110111	IN	read input port		S or n is the port number
fmt24ds		fmt32ds	ОИТ	write to output port		S or n is the port number
fmt24ds		fmt32ds	MOV, MOVI	move register	macro op	
fmt24ds		fmt32ds	NOT	Boolean complement	macro op	
fmt24ds		fmt32ds	NEG	Negate	macro op	

fmt24ds	fmt32ds	INC, DEC	Increment, Decrement macro op	
fmt24ds	fmt32ds	ABS, NABS	Absolute value macro op	
fmt24ds	fmt32ds	LDZCNT, LD1CNT, TRZCNT, TR	1CNT Leading and trailing zero/result ranges fro	om zero to register size
fmt24ds	fmt32ds	POPCNT	Count of one/zero bits result ranges from	om zero to register size
fmt24ds	fmt32ds	SINPI, COSPI, TANPI	Trig functions in rotations	
fmt24ds	fmt32ds	ASINPI, ACOSPI, ATANPI	Trig functions in rotations	
fmt24ds	fmt32ds	INT, FLT	Integer from/to float	
	fmt32ds	CVT (48)	to & from: single, double My 66000 instru	iction
fmt24ds	fmt32ds	EXPON	extract exponent	
fmt24ds	fmt32ds	FRACT	extract fraction	
fmt24ds	fmt32ds	SQRT	integer square root	
fmt24ds	fmt32ds	FSQRT	floating-point square root	
fmt24ds	fmt32ds	FRSQRT	floating-point reciprical square root	
fmt24ds	fmt32ds	FRCP	reciprical macro op	
fmt24ds	fmt32ds	LN2P1	log to base 2 plus one	
fmt24ds	fmt32ds	LN2	log to base 2	
	fmt32ds	LNP1	natural log plus one	
	fmt32ds	LN	natural log	
	fmt32ds	LOGP1	base 10 logarithm plus one	
	fmt32ds	LOG	base 10 logarithm	
fmt24ds	fmt32ds	EXP2M1	base 2 exponentation minus one	
fmt24ds	fmt32ds	EXP2	base 2 exponentation	
	fmt32ds	EXPM1	base E exponentation minus one	
	fmt32ds	EXP	base E exponentation	
	fmt32ds	EXP10M1	base 10 exponentation minus one	
	fmt32ds	EXP10	base 10 exponentation	
	fmt32ds	SIN	trig functions in radians	
	fmt32ds	cos	trig functions in radians	
	fmt32ds	TAN	trig functions in radians	
	fmt32ds	ASIN	trig functions in radians	
	fmt32ds	ACOS	trig functions in radians	
	fmt32ds	ATAN	trig functions in radians	
fmt24ds	fmt32ds	RND	round using current mode	
fmt24ds	fmt32ds	RNDTEV	round to nearest, ties to even	
fmt24ds	fmt32ds	RNDTOD	inexact round to nearest half odd	
fmt24ds	fmt32ds	RNDTZ	round toward zero	
fmt24ds	fmt32ds	RNDFZ	round away from zero	
fmt24ds	fmt32ds	CEIL	round up	
fmt24ds	fmt32ds	FLOOR	round down	
			statistical rounding	
				Totals